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I INTRODUCTION 
The information contained in this document constitutes the Final Technical 
Report for NASA-MSFC contract NAS8-29155. 
Information contained in topic II - SYSTEM DESCRIPTION, describes the 
Computer Interface Unit (CIU) and the Data Interface Unit (DIU) of the Data 
Management System (DMS) as to it's functional location, purpose and function. 
This topic describes the CIU and DIU at the unit level illustrating their inter­
face thru the Data Bus (DBUS) and to other DMS units. 
Information contained in topic III is pertinent to the Computer Interface Unit 
while topic IV is related to the Data Interface Unit. These topics provide a 
description of the unit function and characterisitics. All unit level interfaces 
are defined as to function and characteristics. The controls, indicators, 
test points and connectors are listed and function, location and application 
are described for each. The mechanical configuration is defined and 
illustrated to provide card and component location for modification or repair 
purposes. Unique disassembly and assembly requirements are outlined 
where applicable. A unit internal functional block diagram level description 
is provided. This description is at a level that an engineer skilled in the 
electronic disiplines of the hardware could use this as a guide for employing 
the unit schematics, drawings, listings and procedures to make repairs or 
modifications. 
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II SYSTEM DESCRIPTION 
Reference drawing "GIU/DIU Interface Block Diagram" for the following 
description. The CIU is the element of the DMS that controlls all DBUS 
signal flow. The CIU and DBUS interface sequentially all DIU's to the IOP 
thru commands from the IOP to the CIU. The -CIU interfaces data from the 
DIU' s via the DBUS, data from the IOP and time information to the DMS 
-Recorders via the DECU thru the CIU's Serial Outputs. An illustration of 
this information flow is illustrated in the drawing "CIU Information Flow". 
Also illustrated in this flow diagram is a path from the IOP input to the CIU 
and the CIU's output to the IOP. This is a self test feature between the IOP 
and CIU. Also illustrated is DBUS input to output flow for the DIU to,DIU 
transfer. In controlling DBUS information flow, the CIU generates the timing 
and synchronization required, formats all SUPV-DBUS words and controls 
the transfer sequencing of messages on the DBUS. Upon a control byte from 
the IOP the CIU selects the Serial Output/s (4 ea) to be active and channels 
Time and IOP messages or DBUS messages to the output. The CIU performs 
error checking between the CIU/IOP interface and the CIU/DIU interface. 
Errors are- stored in the CIU, the IOP is notified and upon IOP request the 
error information is sent to the IOP. 
The DIU operates to distribute, translate and to some extent analyze data 
between the DBUS and the DMS User Subsystems. All data flow on the 
DBUS is in serial digital form. Data flow to and from the Subsystems may 
be analog, bi-level digital or serial digital. The DIU must, therefore trans­
late between serial digital and analog or serial digital and bi-level digital 
and visa versa. Normal distribution for the DIU is to Write (Output CIU 
-. USER) Analog (AO), Discrete (Bi-level - DO) and Record (Serial
 
Digital - RO) information and to Read (Input USER-WCIU) Analog (AI),
 
Discrete (Bi-level - DI) and Record (Serial Digital - RI) information. To
 
decrease traffic on the DBUS the DIU contains certain analysis functions.
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Three of these functions consist of reading only the DI changes since the 
last request (Read DI Changes), eliminate 'the servicing (scanning) of certain 
D's (Write .DI Monitor Control) and respond only with AI information that 
exceeds a certain delta limit (Read AI Exceeding Delta). Deltas are estab­
lished by the IOP -viathe CIU and DBUS thru the command, Write AI Deltas. 
To evaluate DIU operation the commanded DO's can be returned by the 
command-Read DO Status, the Monitor Control information is returned by 
the command-Read DI Monitor Control, and the Delta limits returned by the 
command-Read AI Deltas. There are three other commands by which the 
CIU communicates with the DIU's via the DBUS. One is the DIU to DIU 
Transfer. This command along with the previously discussed data transfer 
commands, allows data to flow from one DIU (sending) to another DIU (receiving). 
In this mode transmission is via the DBUS with the CIU acting as the controlling 
element and as a switching junction for the information routing. The DBUS 
is a pair of transmission lines with one referred to as the Supervisory Bus 
(SUPV) and the other the Reply Bus (RPLY). The SUPV bus carries all 
communications (data, control, timing and synchronization) from the CIU 
to the DIU' s. The RPLY bus is used for the DIU' s reply of identification, 
data and status to the CIU. In the DIU to DIU transfer the DIU takes the 
data from the RPLY bus of the sending DIU and appropriately retransmits 
the data on the SUPV bus to the receiving DIU. In this transaction the CIU 
also monitors the transfer for proper operation and can also supply the 
sending DIU's data to the IOP or to the Serial Outputs for recording purposes. 
Another command supplied by the CIU to a DIU is the Reset command, which 
initializes the DIU. The final command is the Read Error Status, which ask 
that the DIU supply the CIU the Saved Error Status from its previous trans­
mission as well as the Current Error Status. All these communication/infor­
mation transfer operations are illustrated in the drawing "CIU/DIU Bus Word 
Sequencing. 
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'The DBUS, SUPV and RPLY lines, employ a serial digital coded signal 
operating at a rate of Z MBPS. The communications link is differential 
employing transformer coupling. The serial code is Bi-phase L-Manchester 
Type I. The bus employs 2 twisted shielded pair cables of 78 ohm impedance 
extending to 500 ft. in length. Each DIU responds to a unique 5 bit binary 
coded address. The CIU employs an Address (A) word to command the specifc 
DIU. This word contains, in addition to a Word Sync bit, Bus Code Prefix 
bit pair and Parity bit which are common for all standard words, the 5 bit 
DIU! Address, 5 bit OP Code (function command) and 6 bit Channel (User 
Subsystem Signal Line) Address. Data can be transmitted as a single word 
or multiple words of varying number as defined by the Word Count (WC) 
word. The Data (D) word employs a common configuration for both the SUPV 
and RPLY busses, which is the standard coding bits with two 8 bit bytes to 
contain the data to be transmitted. When actual information transfer is not 
in progress on the SUPV bus, the CIU sends continuous Blank (B) words to 
maintain system timing and synchronization. This is a logic 1 in the Word 
Sync position and all other bits logic 0's. Thus the Bus Code Prefix (BCP) 
for the B word is 00. The A word always uses the 11 BCP. The WC word 
normally uses the 11 BCP unless it is the last word (End of Message) in the 
CIN SUPV transmission. In this case the WC-EOM employs 01 for the BCP. 
The D word also,uses 01 for the EOM and 10 for all other D words. The only 
non standard DBUS word is the DIU Sync Word (SW) reply to a CIU command 
over the RPLY bus. This is a 12 bit word containing a 6 bit fixed sync code 
of 111101, a 5 bit DIU wired address and parity bit for the unique 5 bit code. 
The last word in a DIU reply is the Error Status (ES) word. The ES uses a 
II for the BCP and contains 16 bits of error status along with the first bit 
(word sync) and last bit (parity). The RPLY bus, or rather DIU response, 
utilizes similar B and D words to those of the SUPV bus (CIU generated). 
The only difference is that the RPLY bus does not require B words between 
messages. The B word on this bus is only used internal to a message to fill 
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word gaps to maintain message continuity. All these words are illustrated 
in the drawing "CIU/DIU Bus Word Sequencing" and message content and 
formating of these words is illustrated for each command and both busses. 
The CIU Time Input and Serial Outputs employ a serial digital interface that 
is similar to the DBUS. These signals are communicated via a 200 ft. 
maximum cable length with only a single transmitter/receiver interface. The 
Time Code Word (TW) are transmitted in groups of three, once each milli­
second, with B words between. The BCP code for TW #1 is 11 and contains 
Day information in Byte 1 with Hours in Byte 2. TW #2 employs a BCP of 
10 and contains Minutes and Seconds respectively in the bytes. TW #3 uses 
01 as the BCP and contains milliseconds which require both bytes for coding. 
The time information is Z BCD digits per byte. Each of the 4 Serial Outputs 
contains a Time and Data line. Word formats are maintained per the input. 
The 4 channels are selectively accessed by the IOP to the GIU thru 4 unique 
control bits. - A 5th control bit sets up a special output mode where by data 
is only sent when an error is detected. A special IOP to CIU command, 
employing OP Code 00100, allows IOP data to be sent on the Serial Output/s 
that has/have been selected. 
The CIU/IOP interface is a Standard IBM System/360 and System/370 inter­
face with the Bus Extension Feature. This is a parallel interface employing 
an action/reaction command sequencing technique, with "sign on" and "sign 
off" identification. One IOP may service multiple CIU's. The CIU's are 
sequentially chained to the bus and each employs a unique 3 bit binary address 
code for response. A third interface of similar configuration interfaces the 
CIU to a CIU Text Fixture. This interface or the IOP interface is selectively 
activated by a CIU manual control. The CIU/IOP bus word employs separate 
input/outputs, each consisting of 2-8 bit bytes with each byte also having a 
parity bit. Transfer is parallel digital df standard IBM signal characteristics. 
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A special command OP Code of 00101 allows lOP commanded self test of the 
CIU. The CIU responds to all IOP transactions with a 4 bit status byte 
containing a Unit Check bit (a consolidated error indicator), Device End bit, 
Channel End bit and Busy bit. The CIU stores and transmits to the IOP upon 
request 3 error status words. They are: IOP to CIU Transfer Errors, 
DBUS to CIU Reply Errors and the DIU's Error Status Word. 
The CIU front panel houses a power ON/OFF control-display. The time code 
an associated Time Error indicator. Theis displayed in decimal and has 
3-bit CIU address code is selected by an octal coded control. A control and 
bit display allows the operator to select for analysis any of the three Error 
Words. Also displayed are: Message Sync, Reply Sync and Unit 	Check. A 
an externalselector is provided to operate the CIU from its internal clock or 
clock source, the selector for IOP/TEST FIXTURE as previously 	described, 
and a RESET control. Additionally test points are provided for critical 
signals. A special service test switch and all connectors are housed on the 
rear panel. The CIU is powered from an external 28 volt source 	and con­
tains a converter to isolate and produce regulated secondary voltages. 
The DIU responds to the CIU commands via the DBUS as previously des­
cribed. It interfades to the User Subsystems the Analog, Discrete (Bi-Level 
Digital) and Record (Serial Digital) inputs and outputs. The AI's provided 
A 0 to +5 volt signal is digitizedare a maximum of 128 in groups of 16 each. 
to 8 bits with accuracy to + the LSB. The AO's have similar characteristics, 
but a maximum of 4 is provided. The DI's and DO's provided are 	a maximum 
of 128 for each in groups of 16 bits. The DI's can be High Level (0-32V) or 
Low Level (0-5V), selected by a jumper on the internal circuit card. The 
source voltage for the DO's is supplied by the User Subsystem and can 
range from 2. 5 to 32 volts. Output is continuous levels between up-dates. 
Each of the 8 RI/RO channels consist of a serial digital data input 	and output 
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that has characteristics similar to the other serial digital busses. Cable 
length is limited to 50 ft. and there is a single transmitter/receiver for 
each line. The RO line contains continuous B words between messages to 
maintain subsystem timing and sync. Also each RI/IRO contains a third 
signal that is a 4 MHz clock. The clock is gated ON during the RI/1tO 
message transfer. It also employs a differential, coupled, twisted shielded 
pair line. 
The DIU employs +28 volts for a converter that isolates and produces regu­
lated secondary voltages. A 115V, 60 Hz, AC input is required to operate 
cooling fans. A control-indicator is located on the front panel to turn ON! 
OFF the power. The DIU front panel houses displays, controls and test 
points. The indicators are a bit word display with selector control, modularity 
and RI/ItO clock displays with a modularity selector and four bit displays of: 
Word Sync, Word Sync Error, Error Detect and Address Detect. Two other 
selectors are provided and they are: Group Select and DIU Address Select. 
Appropriate test points are provided for critical signals. The rear panel 
houses the 29 interface connectors. 
II 
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COMPUTER INTERFACE UNIT 
(CIU)
 
3.0 COMPUTER INTERFACE UNIT 
3.1 FUNCTIONAL DESCRIPTION 
The 	Computer Interface Unit (CIU) is the element of the Data Management 
System (DMS) that formats all data bus traffic. The CIU interface to the 
IOP may share a common bus with up to seven other CIU's. A typical data 
bus system is shown in Figure 3. 1-1. The CIU interfaces with the IOP, the 
CIU Test Set, the system Time source, and up to 32 DIU's on a full duplex 
data 	bus (Supervisory bus and Reply bus). 
The functional characteristics of the CIU are highlighted below: 
" 	 Generate timing and sync for the data bus. 
* 	 Format all data bus words. 
* 	 Control the transfer of messages on the bus. 
* 	 Check for data bus subsystem errors (Parity, etc. ) and interface 
errors from lOP to the CIU. 
* 	 Store CIU and Digital Interface Unit (DIU) detected error indi­
cations for each data bus message. 
o 	 Provide the capability for computer controlled self test. 
* 	 Provide IOP-CIU interface functionally similar to the standard 
IBM system 360 INPUT/OUTPUT interface. 
o 	 Control the transfer and present the received data to the IOP, 
for DIU to DIU transfers. 
* 	 Generate word sync, two control bits and odd parity for each 
bus word to be transmitted on the Supervisory bus. 
* 	 Provide time outputs for time taging recorded bus data. 
* 	 Provide serial data outputs. 
* 	 Provide indicator lights and test points for critical CIU functions. 
The 	CIU functional block diagram is divided into three groups. Group A 
Block Diagram is shown in Figure 3. 1-2. Group A is primarily devoted to 
III-1
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servicing the IOP interface. Group B Block Diagram is shown in Figure 3.1-3. 
Group B is primarily devoted to control of the DIU interface. Group C Block 
Diagram is shown in Figure 3.1-4. Group C is primarily devoted to the CIU 
timing, Serial Output interface, and 0IU Time message interface. 
The Block Diagrams of Figure 	3. 1-2, 3. 1-3, and 3. 1-4 are referenced to the 
circuit board location Lnd 	to the schematic page. All signal inputs show the 
source of the signal by the 	Board number. All signal outputs also show the 
Board number destination 	of the signal. Signals originating from a function 
block are referenced as arrows pointing outward from the block while signal 
inputs are arrows pointing 	into the block. 
The three Block Diagrams 	show the bus architecture of the CIU. Internal 
, organization of the CIU results in the following buses: 
* 	 Bus Out - B0 - B015 Routes data from IOP to CIU decode and 
storage elements. 
* Bus In - Bl0 - BI15 	 Routes data from CIU storage to IOP. 
* Transmitter Bus - X0 	- X15 Routes data from CIU storage to 
Supervisory and Serial Output 
transmitter. Routes data from 
CIU storage to Sense Register 1 & Z. 
Routes data from Sense Register 
1, Z & 3 to IOP via Bus In. 
o Sense Register Bus - SRO - SR15 Routbs data from Sense 
Registers 1,2, & 3 to CIU front 
panel LED drivers. 
* 	 Receiver Data Bus - RDOt- RDl5, RCb RCZ, RWS and RDP 
Routes data from Reply receiver 
(DIU data) to CIU data storage and 
0IU error monitor logic. 
* Data Out Bus - Internal data storage bus which ties transmitter 
data memory and receiver data memory to the 
Transmitter bus through the Data Storage Buffer. 
o 	 Time Bus - TM0- TM15 Routes data from Time Receiver to 
Time Display storage. 
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3. Z INTERFACE SIGNALS 
The CIU has four functional interface areas: 1) IOP, Z) DIU, 3) Serial 
Outputs and 4) Time Input. The following sections describe each interface 
area in detail. 
3.2.1 IOP Interface 
The IOP-CIU interface shown in Figure 3.2-1 cohsists of control lines, also 
referred to as "tag" lines, and data line. Signals originating from the IOP 
are designated as "OUT" lines, while signals originating in the CIU are 
designated "IN" lines. 
BUS OUT/BUS IN 
The data buses between the IOP and CIU are composed of two bytes. Each 
byte is a set of nine lines consisting of eight data lines and one parity. 
Information on the buses is arranged so that bit position 7 and 15 of the bus 
is the low-order bit within a byte. The highest-order bit within a byte is 
bit position 0 or 8. Byte Z carries the least significant data of the bus word, 
address, and status information. 
When a word transmitted over the interface consists of less than sixteen 
information bits, the bits are placed in the highest-numbered continguous 
bit positions of the bus. Any unused lines of the bus present logical zeros 
to the receiving end. The parity bit of any byte appears in the parity postion 
(P). Each half-word byte has odd parity. 
A summary of the Byte and Bit positions for the IOP/CIU interface is shown 
on the following page. 
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Byte 1 Byte 2
 
0 1 2 3 4 5 6 7 P1 8 9 10 11 12 13 14 15 P 0 
BUS IN/OUT #1 BUS IN/OUT #0 
CIU SERIAL CIIU 
UNUSED OUT CONTROL ADDRESS 
UNUSED 0 0 0 STATUS 0 
OPERATIONAL OUT 
This is an IOP control line used to enable the CIU interface. This line will 
rise to a logical one state when the IOP is communicating with CIU. During 
the "reset" sequence this line shall fall to a logical zero until Operational 
IN drops after which Operational Out will rise again to a logical one state. 
OPERATIONAL IN 
This line will be raised to a logical one level each time the CIU has logically 
connected to the LOP. The CIU will hold this line at a logical one level until 
an entire message sequence has been completed or until reset by the IOP. 
ADDRESS OUT 
This is a tag line used-to alert the CIU that its address has been placed on 
Bus Out for decoding. The rise of this line is delayed long enough to insure 
that the address has been gated to Bus Out. Address Out will rise only when 
the Select Out/Hold Out, and the Select In and Operational In lines are at a 
logical zero level. Once both Address Out and Select Out are up, Address 
Out will stay up until either Select In or Operational In rise. Address Out 
cannot be up concurrently with any other outbound tag line. 
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BUS OUT 0 (8 LINES + PARITYLV 
BUS OUT 1 (8 LINES + PARITY) 
Bus IN 0 (8 LINES + PARITY) 
BUS IN 1 (8 LINES + PARITY) 
OPERATIONAL OUT -
ADDRESS OUT -- i 
lOP SELECT OUT i 
HOLD OUT 
A-WORD OUT 
COMMAND OUT 
SERVICE OUT 
SUPPRESS OUT I 
SELECT IN 
ADDRESS IN 
SER VIC IN 
STATUS IN 
OPERATION IN 
Figure 3.2-1
 
IOP-CIU INTERFACE
 
SELECT OUT/HOLD OUT
 
These are control lines used to interlock the CIU. These lines will rise 
after the rise of Address Out. The IOP shall hold these lines up until the 
rise of Select In, or Status In in the end sequence. Once these lines have 
fallen, they will remain in a logic zero state for a minimum of 4.0 usec. 
The Select Out line is the one line that is propagated from one CIU to the 
next so that, together with Select In, it forms a loop. 
When the first CIU in the chain recognizes that Address Out, Select Out and 
Hold Out are high it checks the address on the Bus Out lines. If the address 
is the one assigned to that CIU, it responds with Operational In, holding this 
line high until termination. If the address is incorrect or has a parity error 
the CIU will propagate the Select Out signal to the next, CIU. If the last CIU 
in the chain does not recognize its address or detects a parity error, it will 
return the Select In Signal and hold it high until the LOP initiates a disconnect. 
Once a CIU propagates Select Out, it cannot raise its Operational In or respond 
with a CIU-busy sequence until the next rise of the incoming Select Out. Each 
CIU must assure the propagation and continuity of the Select Out Signal. When 
a CIU.is off-line or powered down it will pass the Select Out to the next CIU. 
SELECT IN 
This line is raised to a logical one level whenever the CIU fails to recognize 
its address as supplied by the IOP. This line will be raised instead of the 
Operational In tag line. 
When the address is correct, the CIU keeps the Select In at a logical zero 
level. 
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ADDRESS IN 
This line will be raised by the CIU in response to Address Out dropping.
 
It will signify that the CIU Bus In has recognized that its address is correct,
 
and has placed its address on the Bus In lines. If the return address agrees
 
with the one sent and does not have a parity error the IOP shall raise A word
 
out in response to Address In.
 
The Address In tag is dropped when the CIU accepts the A word. 
A WORD OUT 
This line will be raised to indicate that the 16 bit A-Word is on the Bus Out 
lines. It shall be delayed until the lines are stable. The A-Word Out tag line 
will be dropped in response to Address In dropping. 
COMMAND OUT 
Command Out is raised in response to Address in falling, this tag line is 
used to signal the CIU that the word count is on the Bus Out lines. This 
line will fall whenever Status In is raised. The rise of Status In in response 
to Connand Out indicates the CIU has received the WC-Word. 
The Command Out is also raised to a logical one in response to Service In 
when the IOP initiates an Ending Sequence. Command Out than falls when 
Service In falls. 
STATUS IN 
Status In is raised by the CIU when it has placed a status byte on Bus In. 
The IOP responds to an up level on this line by raising the Service Out tag 
line to a logical one level. 
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The following conditions are detected by the CIU and transferred to the lOP 
as the CIU Status Byte. 
Busy indicates that the CIU is in use. 
Channel End in conjunction with device end indicates that the CIU/Data Bus 
has completed an operation. 
Device End in conjunction with channel end indicates that the CIU/Data bus 
has completed an operation. Channel end and device end are electrically 
tied together. 
Unit Check indicates that the CIU or DIU has detected an error condition that 
can be detailed by additional information available to the 1OP from the three 
Sense Registers. 
Bus In0 
8 9 10 11 1z 13 14 15
 
00 0 B I CE DE UC
 
Unit Check 
Device End 
Channel End 
Busy 
SERVICE OUT 
This line is used by the IOP to indicate to the CIU that it is ready to transmit 
or receive data. Service Out is raised to a logical one state in response to a 
logical one level on the Service In or Status In tag lines. When the IOP is 
transmitting data to the CIU, the rise of Service Out is delayed long enough 
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to insure that the data byte has been gated to Bus Out. When receiving 
data from the CIU the IOP wUl raise Service Out after it has gated the 
contents of Bus In into an internal register. Service Out will rise each time 
in response to Status In and will fall whenever Status In falls. 
SERVICE IN 
This line is raised by the CIU to indicate that it is ready to either transmit 
or receive a byte of data. 
Writing is the transfer of data from the IOP to the GIU. After the CIU recognizes 
Service Out dropping in the initial selection sequenced it will raise Service 
In indicating it is ready to receive data. When the IOP has data on the Bus 
Out lines it will raise Service Out. The CIU will indicate it has accepted 
the data by dropping Service In. This will allow Service Out to drop. When 
the CIU is ready to accept the next data word it will again raise Service In 
and the sequence will be repeated. 
Reading is the transfer of data from CIU to the IOP. After the CIU recognizes 
Service Out dropping in the initial selection it will raise Service In after data 
has been placed on the Bus In lines. The IOP will respond to Service In by 
accepting the data. If the parity is good the IOP will raise Service Out which 
will cause the CIU to drop Service In. The dropping of Service In will allow 
Service Out to drop. When the next data word is available at the CIU it will 
again raise Service In and the sequence will be repeated. 
The IOP can end the sequence by raising Command Out in response to Service 
In. 
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SUPPRESS OUT 
This line is used by the IOP to perform the chaining operation. When chaining 
has been indicated, Suppress Out will rise in response to a logical one on the 
Status In tag line during the ending sequence for the command which has 
indicated chaining. To insure chaining, Suppress Out must precede the rise 
of Service Out by a minimum of Z50 nanoseconds. In both sequences Suppress 
Out will remain up until Operation In rises again. 
3.2.2 CIU Test Set Interface 
The Test Set interface is nearly identical to the IOP interface. The only 
differences are 1) the Test Set receivers are terminated internally on the 
PC board and 2) the Test Set interface lines can not be chained to another 
CIU. Selection of the operational interface is by the IOP/TEST FIXTURE 
switch on the CIU front panel. 
3. Z.3 DIU Interface 
The CIU can interface with a maximum of 3Z DIU's through a full duplex Data 
Bus. The bus operates at 2 MHz bit rate with word lengths of Z0 bits/word. 
The two bus lines are designated "Supervisory" bus and ' tReply" bus. 
The Supervisory bus is a continuous biphase L (Manchester Type II) signal 
originating in the CIU. The Reply bus is a gated biphase L (Manchester 
Type II) signal generated by the commanded DIU. Word structures of both 
Supervisory and Reply bus formats is given in Figure 3.2-2. The Supervisory 
bus has six word structures--A word, WC word, WC word/EOM, Data word, 
Data word/EOM and Blank word. The Reply bus has five different word 
structures -- Sync word, Error Status word, Data word, Last Data word 
and Blank word. 
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A Word 
WC Word 
WC Word (End of Message) 
Data Word 
Data Word (End of Message) 
Blank 
Sync Word 
Error Status Word 
Data Word 
Blank 
Bus 
Word Code 
Sync Prefix Information Bits Parity 
C1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 PWS Cz 
SUPERVISORY BUS 
DIU Op Channel 
1 1 1 Address Code Address 
1 1 1 Word Count 
1 0 1 Word Count P 
1 1 0 Byte #1 Byte #Z P 
1 0 1 Byte #1 Byte #2 P 
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Reply Bus 
No Signal 1 1 1 1 0 1 j Wired DIU AddresslP 
1 1 1 Error Status Bits 
1 1 0 Byte #1 Byte #2 P 
1 0 1 Byte #1 Byte #2 P 
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
*Parity on Wired DIU Address Only 
DIU-CIU BUS FORMATS 
Figure 3.2-2 
A data bus word is twenty bits (20) in length. The first bit is word sync 
(WS) and shall always be a I unless deliberately set to a 0 by the CIU to 
cause a word sync error. The second and third bits are Bus Code Prefix 
Bits (C C2 ) and are used to define types of bus words. The next sixteen 
bits are information (Data) bits. The last bit of each word is the odd parity 
bit to make the number of ones in the twenty bit word odd, except for the 
Reply Sync word in which case odd parity is generated only on the five DIU 
address bits. 
A-WORD 
The A-word contains all command information for the addressed DIU and is 
always the first word of a message. 
CIl Cz: A 11 code in the first message word defines the A-word. 
0 - 4: The DIU address field, defines which of the possible 32 DIU's is to 
receive the message. 
5 - 9: The Operation Code field defines the command to be executed by the 
DIU.
 
10 - 15: The channel address field defines the starting INPUT/OUTPUT 
channel to be acted upon. 
WC-WORD 
The WC-word contains all count information for the addressed DIU and sub­
system, and is always the second word of every message. 
CI, C : A 11 code in the second message word defines a WC-word with more 
words to follow. . A 01 code defines the WC-word as the last word of the message. 
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Bits 0 - 15: The word count field defines the nuinber of words to be transferred 
during a bus operation. A word count of zero defines an unlimited number of 
words for that particular sequence. 
DATA WORD 
Each Data word contains two 8-bit bytes of data. A data word may have 
either of two prefix codes. A 10 code a Data word. A 01 code identifies 
the Data word as last Data word in the message. The data field is defined 
as Byte #1 the most significant half of the data. 
BLANK WORD 
The Blank word contains only sync information and is used to maintain 
message continuity. Blank words are allowed to exist within a message 
after the WC-word and the Sync Word. Over six continuous blank words 
within a message is an error which is flaged in the error monitor circuity 
of the CIU DIU. 
i ' C2 A 00 code defines a Blank word. 
0 - P: Zeros for clocking. 
SYNC WORD 
The Sync word is transmitted by the addressed DIU as soon as it detects its
 
A-word address on the supervisory line.
 
WS - 4: No signal
 
5 - 10: Reply message sync pattern II1101.
 
11 - 15: Hard wired address of the replying DIU.
 
P: Odd parity for the 5-bit address field only. 
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ERROR STATUS WORD 
The Error Status word contains information concerning errors detected by the 
DIU and subsystem. The Error Status word is always the last word transmitted 
by the responding DIU and shall terminate a reply. 
C1, C : A 11 prefix code on the reply line signifies an error status word. 
0 - 15: Error bits. 
3.2.4 Time Message Interface 
The CIU has an input to receive three time words from the Control and Dis­
play System. The three time words are transmitted as a Z MHZ biphase 
signal once every millisecond. Blank words transmitted between timeare 
words to maintain a continuous biphase signal. The time words data bus 
format is shown below: 
Ws C 1 C Byte I Byte 2 Parity 
Time1 1 1 1 Days - Hours p 
Time 2 1 01 Hours - Minutes - Seconds P 
Time 3 1 0 1 Millis econds P 
The time words will be coded in BCD and arranged as shown below: 
Data Field 
Word 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
Time I Days X 10z Days X 10' Days XI00 Hrs Xl01 Hrs Xl00 
8 4 2 8 4 Z 1 8 4 2 1 2 1 8 4 
Time 2 0Hrs X 10. 1 0Min X 10 Min X 10 10Sec XI01 Sec X 100 
2 11 4 2 1 18 4 1 4 2 1 8 4 2 1 
Time 3 MS X 102 MS X 101 MS X 1 0 0 
Not Used 8 4 Z I1 8 4 2 1 8 4 z 
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The CIU checks the three time words for parity and sync errors and provides 
a dc isolated discrete output to the control and display system to indicate 
detected errors. A +5 volt output indicates no errors and a 0 volt output 
indicates that parity or sync errors are being detected. Time word errors 
are also indicated on the CIU front panel with a light. 
The CIU displays Days, Hours, Minutes, and Seconds on the front panel in 
the decimal format shown.-
Days HRS lin SEC 
99 : Z3 59 : 59 
3.2.5 Serial Outputs 
The 0IU has four serial output channels to allow external access to any bus 
transmission. The output channels are individually selectable by the IOP. 
The CIU addword sent by the IOP during an initial selection sequence is used 
to select the output(s). Four bits are used to select any of the four outs. 
A fifth bit (Bit 8) is used to conditionally enable the selected serial channels. 
In a read operation the fifth bit enables the serial channel if data returns 
on the reply line or if an error is detected. In a write operation the fifth 
bit enables the serial channel only when an error is detected. In the write 
operation only the A-word, WC word and the three Sense Register words are 
transmitted on the Serial Out Channels. The forna t of the control bits for 
the Serial Output are given below: 
CIU Serial Output Selection Word (CIU Address Out) 
BUS OUT 
8 9 10 11 12 13 14 15 
Only if Select Select Select Select CIU Address 
Data 
or Error Out #4 Out #3 Out #2 Out #1 
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Each of the Serial Output channels has two bus outputs -- Serial Data and 
Serial Time. Both bus outputs are continuous biphase L (Manchester Type II) 
signals at a.Z MHZ bit rate. Blank words are maintained on all outputs 
The Serialduring non-transmission time irregardless of control enable bits. 
Output words use the same twenty bit format as the Supervisory bus. In 
addition to transmitting data, the Serial Output data bus transmits the Sense 
Register words after the last data word whenever this Unit Check bit has 
been set. The formats of both the DATA and TIME Output bus lines are 
shown below. 
CIU SERIAL OUTPUT CHANNEL 
TIME OUTPUTDATA OUTPUT 
WS C1 CZ Byte 1 Byte 2 Parity Ws C1 C2 Byte 1 Byte 2 Parity 
1 0 0 Blanks 0 1 0 0 Blanks 0 
Blanks Blanks 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
0 
0 
A-Word 
WC-Word 
Data 
Data 
p 
P 
P 
p 
1 
1 
1 
1 
1 
1 
0 
0 
1 
0 
1 
0 
Time #1 
Time #2 
Time #3 
Blanks 
P 
P 
P 
0 
1 0 1 Last Data 
Word 
P Blanks 
1 1 1 CIU Sense P Blanks 
Reg # 1 
1 1 0 CIU Sense P Blankh 
Reg # 2­
1: 0 1 CIU Sense P Blanks 
Reg # 3 
0 0 Blanks 0 Blanks 
Send only if error(s) (Unit Check Bit Set) a blank word must follow Last Data Wdrd 
if no error. 
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3.3 INTERFACE SEQUENCES 
The CIU interface sequences are grouped into three basic areas - 1) IOP 
interface 2) DIU interface and 3) Serial interface. 
3. 3. 1 IOP - CIU Sequences 
The IOP CIU interface sequences are listed below: 
" Initial Selection Sequence
 
" Busy Sequence
 
" Read Sequence
 
* Write Sequence
 
" CIU Self-Test Sequence
 
* Ending Sequence 
* Immediate End Sequence
 
" CIU Reset Sequence
 
* Interface Disconnect Sequence 
The sequence action can be grouped into two general functions - 1) Action to 
initialize or test the CIU and 2) Action to transfer data through the CIU. A 
brief description of sequence operation is given in the following paragraphs. 
INITIAL SELECTION SEQUENCE 
The Initial Selection Sequence is initiated by the IOP each time it communicates 
with the CIU. This sequence is utilized to connect the CIU to the IOP and provide 
status data to the IOP indicating the readiness of the CIU to execute. the command 
operation (Figure 3.3-1). 
The Initial Selection Sequence requires the following steps: 
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IOP CIU 
OP OUT - UP-
ADR OUT - UP
 
GIU ADR BUS OUT-

HLD OUT 
- UP 
SEL OUT ----- UP
 
UP-l-OP IN 
OWN
" 

ADR OUT* 

UP --- 1 ADR IN 
-BUS IN 
A-OUT 
A-WORD BUS OUT T 
u DWNDOWN- ADR IN 
A-OUT DOWN 
CMD OUT - UP ­
~BUS OUT 
OUP STA IN 
_BUS IN 
CMD OUT 
.__DOWN 
SRV OUT UP 
R--UT--IDO DOWN- STA IN 
SRV OUT L-~OWN 
INITIAL SELECTION SEQUENCE 
FIGURE 3.3-1 
1. 	 The IOP raises' OP OUT and ADR OUT tags, and simultaneously, 
places the CIU Address on the BUS OUT. 
2. 	 The IOP raises SEL OUT and HLD OUT. 
3. 	 The CIU checks for-correct parity and address code. After validation 
of a correct address the CIU raises the OP IN tag. 
4. 	 The IOP drops ADR OUT tag. 
5. 	 The CIU raises the ADR IN tag, and, simultaneously, places the I/O 
address code on BUS IN. 
6. 	 The IOP places an A-word on the BUS OUT and raises A-word Out. 
7. 	 The CIU receives, processes the A-word, and drops the ADR IN 
tag line. 
8. 	 The IOP drops A-word Out tag. 
9. 	 The IOP places a bus word count on the BUS OUT and raises CMD OUT. 
10. 	 The CIU receives and processes the bus word count, places a status 
word on BUS IN and raises STA IN. 
11. 	 The IOP drops CMD OUT and raises SRV OUT. 
12. 	 The CIU drops STA IN. 
13. 	 The IOP drops SRV OUT. At this time, the initial seidction sequence 
ends; the commands have been decoded and checked for validity, and 
the OP IN tag remains up to allow further exchanges with the IOP. In 
this condition, CIU interface control proceeds with a service cycle 
sequence if the decoded command entails data transfers; it proceeds with 
an ending sequence if no data transfers are involved. 
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BUSY SEQUENCE 
If the lOP tries to perform an Initial Selection Sequence with a busy CIU, 
the previous sequences shall be abbreviated. The CIU shall raise Status In 
with appropriate status information on Bus In instead of Operational In. The 
A-word and word count shall not be transferred from the IOP to the CIU. 
The Busy Sequence is diagrammed in Figure 3. 3-2. .The Busy Sequence 
requires the following steps: 
1. 	 The IOP raises OP OUT and ADR OUT tag, and simultaneously, places 
the CIU Address on the BUS OUT. 
2. 	 The IOP raises SEL OUT and HLD OUT. 
3. 	 The CIU checks for correct parity and address codes. After validation 
of a correct address the CIU raises the STA IN tag, and simultaneously 
places the Status word on the BUS IN. 
4. 	 The IOP drops the SEL OUT and HLD OUT tag. 
5. 	 The CIU drops the STA IN tag. 
There are two basic service sequences whereby data is transferred through 
the CIU. The two service sequences are Read Sequence and Write Sequence. 
READ SEQUENCE 
The Read Sequence is the method of transferring data from the DIU' s through 
the CIU to the IOP. This sequence is differentiated into fixed word length operations 
and variable word length operations. The fixed word length sequence contains 
as many service cycles as required by the command. Sequence end is determined 
by CIU interface control when, instead of SRV IN, it places the status word on 
Bus In and raises STA IN. The status word contains the channel end and device 
end bits which indicate an ending sequence. 
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IOP CIU 
OP OUT 
_ UP -
ADR OUT-UP 
SCI U ADR -BUS OUT 
HLD OUT - UP 
SEL OUT - UP u 
___ ______ 
_ TP - STA IN 
- BUS IN ---
HLD OUT'L--DOWN 
SEL OUT - DOWN 
- DOWN STATUS IN 
BUSY SEQUENCE 
FIGURE 3.3-2 
The variable length sequence is similar to the one above except the IOP initiated 
the ending. For each service cycle, the CIU puts data on Bus In and raises 
SHv IN. The IOP accepts the data by raising SRV OUT. This sequence prevails 
until the IOP reaches its predetermined count. The next time SRV IN is raised, 
the IOP responds by raising CMD Out with an all zero data word on Bus Out 0 
and 1. The ending sequence then follows. 
A diagram of the Read Sequence is shown in Figure 3. 3-3. 
WRITE SEQUENCE 
The Write Sequence is the method of transferring data from the IOP through 
the CIU to the DIU or Serial Outputs. This, sequence , like the Read Sequence, 
is differentiated into fixed word length operations and variable word length 
operations. 
When the initial selection is complete, the CIU raises SRV In to request a bus 
word from the IOP. The IOP in turn places a bus word of data on Bus Out and 
raises SRV Out. Next, SRV In drops, then SRV Out drops to complete the 
first service cycle. Other service cycles in the sequence follow the same 
procedure.
 
The fixed word length sequence contains as many service cycles as required by 
the command. When the last bus word associated with the command is received, 
the CIU places the status word containing Channel End and Device End on BUS In 
and raises STA In instead of SRV In. 
The variable length write sequence is similar to the one above. For each SRV In, 
the lOP follows with data on Bus Out and SRV Out up. This sequence continues 
until the IOP reaches the predetermined word count, at which time it responds 
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IOP CIU 
UP- SRV IN 
-- BUS IN 
SRV OUT UP DOWN SRV IN 
SRV OUT L DOWN D N SRW INUP--- SRV IN 
t--o-BUS IN 
SRV OUT P DOWN­ 3 
'SRV IN 
SRV OUT "O-DWN 
TO ENDING SEQUENCE 
CIU INITIATED ENDING 
UP- SRV IN 
BUS IN ATA 
SRV OUT UP 
- DOWN-iRV IN 
SRV OUT L DOWN- -
I UP -% V IN 
_ OUPBUS IN -
CMD OUT IN 
CMD OUT DOWND 
TO ENDING SEQUENCE 
IOP INITIATED ENDING 
READ SEQUENCES 
FIGURE 3.3-3 
to SRV In by raising CMD Out. The presence of SRV In and CMD Out 
coincidentally raised initiates the ending sequence. 
The two Wtite Sequences are diagrammed in Figure 3. 3-4. 
When the CIU detects an error during a service sequence, it will end the 
operation by placing a status word on Bus In and raising the Status In tag 
Line in place of SRV In. If the Data Bus is active at the time the error is 
detected the CITU will wait until the Data Bus operation is completed or force a 
DIU termination before presenting status to the TOP. 
When the IOP detects an error during the Service sequence, it will end the 
When the Data Bus activitytransfer by raising CMD Out in place of SRV Out. 
respond by placing its status on Bus In and raisingis completed the CIU will 
the Status In tag line. Either of the above types of terminations will lead into 
a normal Ending Sequence as described below. 
ENDING SEQUENCE 
The Ending Sequence completes a command process. When processing a 
command requiring data transfer, the Read or Write sequence is normally 
followed by an Ending Sequence. The Ending Sequence has two objectives: to 
transfer a "sign-off" status word which contains channel end and device end; 
and to drop Op In, which allows the TOP to start the initial selection for a 
new command. This sequence can be initiated by either the tOP or the CIU 
shown in Figure 3.3-5.as described above. The Ending Sequence diagram is 
CIU SELF-TEST SEQUENCES 
Two lOP commands are used to perform a self test of the CIU. The 'commands are 
SENSE WRITE, OP Code 00101 and SENSE READ, OP Code 00110. These 
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SRV OUT 
SRV OUT 
SRV OUT 
SRV OUT 
SRV OUT 
SRV OUT 
SRV OUT 
SRV OUT 
CMD OUT 

CMD OUT 

IOP CIU
 
______UP-SRV IN
 
L-UP 
- BUS OUT-
-- i1 
DOW----RV IN
 
-OWN UP--ORV IN
 
UP 
VN-BUS 
-DOWN- -
TO ENDING SEQUENCE 
CIU INITIATED ENDING 
UP.-P-----SR V IN 
UPSVI 
- BUS OUT 
SRUTDOWN-WRV IN 
[ OWN -UP- RV IN 
L UP I 
- BUS OUT--
L DOWN DOWN- RV INL.UP---RV IN 
L 
_UP 
_ DOWN----RV IN 
4 DOWN 
LiOtEDOWNGDSENUENCE 
IOP INITIATED ENDING TO ENDING SEQUENCE 
WRITE SEQUENCES 
FIGURE 3.3-4 
IOP CIU 
,_UP-.-STA IN 
-B US IN 
HLD OUT - DOWN 
SEL OUT - DOWN 
SRV OUT ---- P 
DOWN %TA IN 
- DOWN- OP IN 
SRV OUT i-OWN -
END 
ENDING SEQUENCE 
FIGURE 3.3.-5 
commands are special conditions of the normal service sequences of READ 
and WRITE. Diagrams of both sequences are shown in Figure 3. 3-6. Both 
sequences are initiated with normal Initial Selection Sequence and both are 
terminated by an Ending Sequence. 
The SENSE WRITE Sequence allows the IOP to load a sixteen bit data word into 
Sense Registers 2 and 3. 
The SENSE READ Sequence allows the IOP to read the contents of Sense 
Registers 1, 2 and 3. The loop back action of the two commands permits the 
IOP to verify the interface circuitry. Another purpose of the self-test commands is 
to verify the CIU response to error conditions represented by the bits set in the 
Sense Registers. 
IMMEDIATE END SEQUENCE 
Another special purpose operation is the Immediate End Sequence, OP Code 
00000. This command is used to test the condition of the CIU status register 
without modifying the contents of the sense and status registers. The sequence 
for this command'is shown in Figure 3.3-7. The sequence is generated by 
combining an Initial Selection Sequence with an Ending Sequence. 
CIU RESET SEQUENCE 
There are two CIU reset methods that are initiated by the IOP. The Master 
Reset sequence will reset all CIU's connected to the IOP interface. The Selective 
Reset will only reset the CIU which has an active interface with the IOP (a 
CIU which has OP In high). The Master Reset is performed by the IOP dropping 
OP Out. The Selective Reset is performed by the IOP raising SUP Out before 
dropping OP Out. The Selective Reset sequence is shown below: 
IU- 20 
Operational Out 
Supress Out
 
Operational In 
INTERFACE DISCONNECT SEQUENCE 
The last IOP-CIU sequence is the Interface Disconnect which is used to 
terminate the current CIU operation. The IOP will initiate a disconnect for 
a logically connected CIU by raising ADD Out and dropping SEL OUT /HLD OUT. 
The CIU responds to the Interface Disconnect Sequence by removing all signals 
from the IOP Interface and resetting the DIU' s. The sequence is shown below: 
Select Out
 
Hold Out
 
Address Out 
Operational In 
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lop 
.Clt 
SRV OUT t - UP 
UP- SRV IN 
REG Z Data - BUS OUT 
_DOWN­ 4 RV IN 
SRV OUT T -DOWN " 
SRV OUT U RIvUP---
IREO Data I - BUS OUT- - - -- V INDOWN-
SRV OUT OWN 
TO ENDING SEQUENCECIU INITIATED ENDING 
SENSE WRITE SEQUENCE 
OP CODE 00101 ­
lop CIU 
I" uP- SRV IN 
_-BUS IN .REGj- Data 
SRV OUT - UP NN 
RV OUT LDOWN 
'SRV IN 
- UP--- SRV INOUU__V - ' tRFG2VaDBUS IN --­
5RV OUT UPIN 
SRV OUT ...- DOWN DOUP-SRVmJ 
-UP 4 SR V IN 
,-BUS IN - RGData 
SRV OUT 1 
DOWN --­sRV OUT " OWNO N 
TO ENDING SEQUENCE
CIU INITIATED ENDING 
SENSE READ SEQUFNCE 
OP CODE 00110 
FIGURE 3.3-6 
OP OUT 

ADR OUT 

CU ADR_ 

HLD OUT 

SEL OUT 

ADR OUT 

A-OUT 
A-WORD 
A-OUT 
CMD OUT 
1WC-WORD5I 

CMD OUT
S.RV OUT 
SRV OUT 

SRV OUT 
HLD OUT 
SEL OUT 
SRV OUT 
SRV OUT 
lop cIU 
UP­
- UP
 
US OUT­
- UP
 
------ UP
 
.__UP-TOP IN 
" OWN -I"UP ADR IN 
AOTBUS IN 
"'--U
 
_ BS U -43__-W 

BUS OUT-__-_DOWN ADR IN 
L.--DOWN 
- UP 
BUS OUT 
UP STA IN 
-~B us IN
 
-DOWN 
UP N 
ONDOWN STA IN 
41 -DOWN 4 
_ _ _p__ _STA IN 
f BUS IN 
i DOWN 
- DOWN -
- UP 
DOWN TA IN 
DOWNOPLDOWN IN 
END 
IMMEDIATE END SEQUENCE 
OP CODE 00000 
FIGURE 3.3-7 
3.3.2 DIU-CIU Sequences 
The DIU-CIU Sequences are specified by the O? Code field in the A-word. The 
Sequences can be grouped into the following types: 
* Write
 
" Read
 
" Reset
 
* DIU - DIU Transfer 
The CIU does not start a message transmission until the A and WC words are 
received correctly from the IOP. The CIU message then starts with the next 
available bus word slot. For each bus word the CIU adds the Word Sync-WS, 
the prefix code Cl and CZaand the proper parity bit. The CIU in all cases 
checks the replied sync word for the proper DIU address. If the address 
compares correctly the message is continued. In the case of an incorrect 
comparison the CIU forces incorrect parity on the WC-word and terminates 
the operation. 
WRITE SEQUENCES 
The Write Sequences consist of both fixed word length and variableword length 
transmission. The WRITE OP Codes are listed below: 
FIXED WORD LENGTH 
* Write DI Monitor Control - i0000 OP Code 
The CIU transmits the A-word, WC word and Data word (Monitor Control 
Word) on the Supervisory Bus. The A-word and the WC word are combined 
with a 11 Prefix Code. The D-word is prefixed with a 01 code to define end 
of message. The DIU replies with a sync word, two Blank words and the Error 
Status word. 
II1-2z 
VARIABLE WORD LENGTH
 
* Write AO - 11110 OP Code 
* Write AI Delta - 01101 and 11101 OP Codes
 
* Write RO - 00111 OP Code *
 
* Write DO - 11000 OP Code 
The CIU starts its message with the A-word and the WC word prefixed with 
a 11 code and all but the last D-word prefixed with a 10 code. The WC-word 
defines the number of D-words. The CIU uses the word count to detect the last 
D-word and prefix it with a 01 code to define end of message. The DIU replies 
with a sync word and sufficient Blank words to continue the reply untilthe end 
message is detected on the supervisory line, and then terminates the transmission 
with the Error Status word. 
* The Write RO reply contains two extra Blank words to permit 
the DIU additional time to develop the Error Status word. 
The DIU-CIU sequence of operation for the Write Commands-is shown in Figure 
3.3-8. 
READ SEQUENCES 
The Read Sequences consist of both fixed word length and variable word length 
transmissions. The READ OP Codes are listed below: 
FIXED WORD LENGTH 
o Read DI Monitor Control - 10011 OP Code
 
" Read Error Status - 01010
 
The CIU transmits the A-word and the WC word on the Supervisory Bus. The 
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suPv BLANK I A-
REPLY 
WORD JWC-WORD 
BLANK 
FIXED WORD LENGTH 
DATAEoM. BLANK BLANK 
BLANK ER STAT 
SUPV 'BLANKOA-WORD 
REPLY 
]WC-WORD 
VARIABLE WORD LENGTH 
DATA I DATA )DATA EOl\J BLANK,,1,, BLANK 
BLANK ER SATIANNILN,  
REPLY A AK 
I BLA NK 
STAN 
ERSTA 
REPLY TO WRITE RO COMMAND 
DIU- CIU WRITE SEQUENCE OPERATIONS 
FIGURE 3.3-8 
A-word is prefixed with a 11 code. The WC-word is prefixed with the end of 
message (EOM) code 01. The DIU replies with the Sync word, one Data word 
and the Error Status word. 
VARIABLE WORD LENGTH 
" Read DI - 10001 OP Code 
" Read AI -11010 OP Code 
" Read RI - 00011 OP Code 
" Read DO Status - 11001 OP Code 
" Read AI Deltas - 01011 & 11011 OP Code 
" Read DI Changes - 10010 OP Code 
" Read AI Exceeding Deltas - 11100 OP Code 
The CIU transmits the A-word and the WC word on the Supervisory Bus. The 
A-word is prefixed with a 11 code. The WC-word is prefixed with the end of 
message code 01. The DIU replies with a Sync word and either Blank or 
Data words. The number of Data words is determined by the WC-word code for 
all variable length Read Sequences except for the Read DI Changes and Read AI 
Exceeding Deltas commands. These two commands allow the DIU to reply with 
only the Data words necessary to identify the changes and exceeding limits of the two 
DIU interface areas. If there are no perturbations for these commands, the 
DIU responds with sync followed by the Error Status word. In all Read Sequences 
the DIU may terminate the reply with the Error Status word. 
The DIU-CIU sequences of operation for the Read commands is shown in
 
Figure 3.3-9.
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FIXED WORD LENGTH 
SUPV BLANIA-WORD C-WORD BLANK BNK BLANK 
REPLY I.I-VN l DATA 
VATA NWORDGT H
SUPV B-LANKIA-WORD IWC-WORD B ANK BLANK BLANK BNK
 
REPLY 't:K Dat ,ata ER STAT! 
REPLY ,"-!ER STAT * 
POSSIBLE REPLY FOR OP CODES 
o 10010 
o 11100 
DIU-CIU READ SEQUENCE OPERATIONS 
FIGURE 3.3-9 
RESET SEQUENCE 
The Reset Sequence is a fixed sequence transmission initiated with a 11111 OP 
Code. The CIU transmits an A-word and a WC-word to the DIU. The WC-word 
has the last word prefix 01. 
The DIU replies with a Sync word, one Blank word and the Error Status word. 
The reset operational sequence is shown in Figure 3.3-10. 
DIU - DIU SEQUENCE 
The DIU to DIU transfer instruction is identified by OP Code 10101. The IOP 
initiates the Operation by sending the CIU an A-word (DIU to DIU OP Code), 
WC-word and a D-word. The CIU stores theD-word to be used later as the A -
word (AR) for the receiving DIU. As illustrated in Figure 3.3-10 the CIU sends 
out the A (AR DIU-DIU) and WC words to the receiving DIU to set it up for the 
DIU to DIU transfer. The DIU replies with its error status word. The IOP 
then initiates a read operation by sending the CIU an A (As) and WC word for the 
sending DIU. The CIU sends the A and WC word for the sending DIU followed 
by the stored A-word (AR) and the WC word for the receiving DIU. The D-words 
received from the sending DIU are sent out on the supervisory line by the CIU 
to the receiving DIU. The sending DIU completes its reply with its Error Status 
word. The CIU sends out the Last Data word and completes the operation. 
The receiving DIU does not reply. 
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3.3.3 Serial Output Sequences 
The Serial Output Sequences are basically the same as the DIU interface 
operations. The Serial Output signal contains the information content of both 
Supervisory Bus and Reply Bus signals. The CIU Sense Registers are also 
made available to the Serial Outputs along with a separate "Time" signal output. 
The Serial Output Sequences are divided into three basic operations. 
e Write 
* Read 
* DIU-DIU Transfer.
 
The CIU normally delays the start of a Serial Output sequence in excess of two 
bus word times from the start of the DIU interface sequence. There are 
three exceptions to this delayed operation: 1) DIU-DIU transfer in which the 
second message is transmitted during the same word time on both Serial 
Out Bus and Supervisory Bus; 2) A Write operation in which the fifth bit of the 
serial control code field has been set; and 3) the Serial Direct instruction 
(OP Code 00100) in which the Supervisory Bus is inactive with data only being 
transmitted on the Serial Out Bus. In the Serial Direct sequence data is 
transferred from the IOP to the Serial Output in the same manner of a variable 
length Write sequence. 
SERIAL WRITE 
The Serial Write operational sequences are shown in Figure 3.3-10. The 
Supervisory Bus and Reply Bus signals are shown as reference for the Serial 
Data and Serial Time Signals. For condition #1 (serial control bit not set) 
the Serial Data signal takes the identical form of the Supervisory Bus. At 
the transmission of the last Data word, the CIU will either transmit Blank 
words or insert the contents of the three Sense Registers on the bus. -The Sense 
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TM 3 IBlank =Blank 
Register words are inserted if the CIU unit check bit is set, indicating an 
error condition in one or more of the Sense Registers. The CIU also transmits 
the three time words with Time Word 1 transmitted synchronous with the A-word. 
In condition #2 where the Serial Control bit 8 is set, the CIU will inhibit all 
Serial Bus transmissions unless the Unit check bit is set. When the Unit 
check bit has been set, the CIU will transmit the A-word and WC word followed 
by the three Sense Register words. The three Time words are also placed on 
the Time Bus. 
SERIAL READ 
The Serial Read operational sequence is shown in Figure 3.3-11. The Serial 
Data signal combines the .A-word and WC-word of the Supervisory bus with the 
Blank/Data words of the Reply bus. The WC word of the Serial Data message is 
modified to have the 11 prefix code instead of 01 prefix code of the Supervisory 
bus WC word. Like the Serial Write sequence the Serial Data signal is 
followed by the three Sense Register words if the Unit check bit is set. 
The three Time words are sent out on the Serial Time bus synchronous with 
the transmission of the A-word. 
The Serial Data and Serial Time signals are not changed by the state of serial 
control bit 8 except for the two read sequences - Read DI changes and Read 
Al Exceeding Deltas. These two sequences may not result in reply data in 
which case the CIU will output only Blank words on the Serial Data and 
Serial Time buses. 
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SERIAL DIU- DIU TRANSFER 
The Serial DIU-DIU Transfer sequences are shown in Figure 3.3-12. Three 
different sequence conditions are shown. In condition 1 serial control bit 
8 is not set. The GIU outputs the composite signal of both Supervisory and 
Reply buses. If the Unit check bit is set at the end of the data message, the 
CIU terminates the message with the three Sense Register words. In condition 
2 with serial control bit set during the first message, the CIU will output only 
the AR-word, WC-word and the three Sense Register words. Although not 
shown in Figure 3.3-12, the Supervisory bus will transmit Blank words instead 
of the second message (AR, WC, As, WC, etc.) . In condition 3 with serial control 
bit 8 set, the CIU will transmit Blank words instead of the first message (AR WC) 
but will transmit the second message identical to the Supervisory bus. 
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3.4 CIU ERROR MONITORING 
The CIU monitors for error conditions on both the CIU-IOP interface and 
CIU-DIU interface. There are three registers in the CIU to store errors. 
These registers are Sense Register #1 -- CIU-IOP error storage, Sense 
Register #Z -- CIU-DIU error storage and Sense Register #3 -- DIU Error 
Status reply word storage. 
3.4.1 Sense Register #1 Errors 
Bit 0 - A-Word Parity Error during Initial Selection Sequence.
 
Bit 1 - WC-Word parity error during Initial Selection sequence.
 
Bit 2 - Illegal Op code in A word op code field.
 
Bit 3 - Inactivity error of CIU-IOP interface during Initial Selection
 
sequence. The CIU requires completion of the Initial Selection 
sequence within 160 microseconds of raising OP In tag. 
Bit 4 - Data word parity error on IOP to CIU data transfer. 
Bit 5 - Under run error on CIU-IOP interface. The CIU requires the 
lOP to provide data within 7 microsecond after raising SVI tag 
in a Write mode service cycle. 
Bit 6 - Overrun error on CIU-IOP interface. The CIU requires the 
IOP to accept data within 7 microsecond after raising SVL tag 
in a Read mode service cycle. 
Bit 7 - (Not used). 
Bit 8 - Word count error initiated when IOP terminates the operational 
sequence by raising CMD Out tag prior to the CIU word counter 
reaching the last word state. 
Bit 9 - The DIU-DIU Transfer error flag caused by 1) improper first 
message sequence in which the IOP does not provide one Data 
Word and 2) improper second message sequence in which the IOP 
request a Write operation rather than a Read operation. 
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Bits 10-15 - (Not Used) 
3.4. Z Sense Register #Z Errors 
Bit 0 - No DIU response on the Reply bus to a command on the Supervisory 
bus. 
Bit 1 - Message sync error generated when the CIU cannot recognize the 
sync pattern in the first six bits of the DIU reply. 
Bit Z - Sync word parity error -set when the parity bit of the sync word 
is incorrect. 
Bit 3 - DIU address error set when the five DIU address bits in the sync 
word do not compare to the DIU address transmitted in the A-word. 
Bit 4 - Word sync error generated when the WS bit of a DIU reply word 
is a logical 0. 
Bit 5 - Reply parity error detected on DIU data, Blank or Status reply 
words. This error condition is not monitored during a DIU-DIU 
Transfer operation. 
Bit 6 - Blank word error set when DIU replies with more than six 
consecutive Blank words during a Read operational sequence. 
Bit 7 - Reply sequence error #1; set when last word on DIU reply bus 
is not Error Status word. 
Bit 8 - Reply sequence error #2; set when DIU Error Status word
 
received by CIU but DIU reply did not stop.
 
Bit 9 - Sense Register #3 flag; set by CIU whenever the contents of 
Sense Register #3 are invalid due to the following conditions: 
1) No Error Status word in DIU reply message. 
Z) More than one Error Status Word In DIU reply message. 
3) Incorrect parity received for the Error Status word. 
Bit 10 - Reply sequence error #4; set when the DIU does not terminate 
reply message after CIU has dropped Word Sync bit on the 
Supervisory bus. This sequence error is not monitored during 
a DIU-DIU Transfer operation. 
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Bits 11 - 15 - Used to stored the five DIU address bits received in the 
Sync word of the DIU reply. 
3.4.3 Sense Register #3 Errors 
The bits in Sense Register #3 contain the Error Status bits of the DIU reply 
message. 
3.4.4 CIU Error Response 
The detection of errors on the CIU-IOP Interface and the CIU-DIU Interface 
initiate three basic actions within the CIU sequence control logic. 
CIU Action #1 - Accept the A-word and WC-word, set Uhit Check bit, and 
perform ending sequence. 
The CIU initiates Action #1 whenever bits 0, 1, 2, 3 or 9 of Sense Register 
#I or bit 7 of Sense Register #2 is set. 
CIU Action #Z - Transmit a logical 0 bit for word sync for one bus word the 
transmit Blank Words on Supervisory bus, set Unit Check bit, and perform 
ending sequence. 
The CIU initiates Action #Z whenever bits 4, 5, 6 or 8 of Sense Register #1 
8, or 10 of Sense Register #Z is set. 
CIU Action #3 - Transmit incorrect parity in the WC-word then transmit 
Blank words on Supervisory bus, set Unit Check bit and perform ending 
sequence.
 
The CIU initiates Action #3 when ever bits 0, 1, 2 or 3 of Sense Register 
#2 is set. 
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3.5 CtU CIRCUITS DESCRIPTION 
The circuitry in the CtU is contained on nineteen boards. Schematic diagrams 
of each board is presented in Appendix A of this report. As a further aid in 
correlation of schematic and system function, the block diagrams of Section 
3. 1 are cross referenced to the board location. A brief description of the 
circuitry on each board is given in the following sections. 
3.5. 1 Boards r and 2 
Boards 1 and 2 contain the receiver circuitry to interface with the IOP and 
Test Set "Tag Out" and "Bus Out" lines. The schematic of Boards 1 and 2 
shows the division of the receivers between the two boards, and is referenced 
to Block Diagram Figure 3. 1-2. 
A detailed schematic of the receiver circuit is shown at the bottom of Boards 
1 and 2 drawing. The receiver is a descrete design having a PNP input stage 
and a NPN output. The input impedance for the LOP receiver is approximately 
8K ohm. The Test Set receivers have a 91 ohm input impedance to allow 
correct termination of the interface bus. The receivers have a nominal input 
threshold of 1. 25 volts. The receiver NPN outputs are selected by the 1OP EN 
or the CIU TEST EN signals. The EN signals ground the NPN emitters 
thereby allowing the output stage to saturate. The IOP/TEST FIXTURE 
switch on the front panel selects one of the two groups of the receivers. 
The tOP and Test Set receivers are "OR'ed" through logic gates to develop 
the tag signal and bus out signals listed below. 
OPO - operational out
 
ADO - address out
 
SLO select out
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HDO - hold out 
AWO - A word out 
CMO - command out 
SVO service out 
-SPO suppress out 
B0 thru B07 Bus Out #I. B00 thru B07 
B08 thru Bol5 - Bus Out #0 
B00 thru'B07 
3.5.2 Board 3 
Board 3 contains the Bus In drivers for both the IOP and CIU Test Set. 
The schematic of Board 3 is referenced to Block Diagram Figure 3. 1-2. 
The CIU internal Bus In lines are double buffered through TTL inverters 
before outputting to the CIU-IOP or CIU-Test Set interfaces. The second 
TTL stage is an open-collector TTL inverter. The discrete Bus In line 
drivers are NPN emitter followers. A detailed schematic of the drivers is 
shown at the bottom of BOARD 3 drawing. Base drive of 2 ma for the NPN 
transistor is provided by the IN5305 constant current diode. Short circuit 
protection is obtained with the Z0 ohm resistor. The driver output is capable 
of providing 60 ma at 3.2 v to meet the interface signal requirement. In 
addition to the base current clamp of the BI CLMP signals, the voltage lines 
to the constant current diodes (BI EN) are strobed to reduce power dissipation. 
3.5.3 Board 4 
Board 4 contains the CIU Status Register and the end status control logic, 
the Bus In word buffers, word latch, and parity generator, the tag line 
drivers for both IOP and 0IU Test Set interfaces, and the relay controls. 
The Board 4 circuitry is shown with two pages of schematics and is referenced 
to Block Diagram Figure 3. 1-Z. 
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Page I of Board 4 schematic shows the "tag" In drivers. The drivers 
provide the control signals for the OP and CIU Test Set interfaces. The 
drivers are identical to the Bus In drivers described for Board 3. 
The end status control logic is shown on the lower left half of Board 4, page 
1. This logic provides the END STATUS signal which sets the Device End 
and Channel End bits in the CIU Status register on Board 4, page 2. The end 
status control logic also provides the BSY CK used to trigger the Busy flip-flop 
on Board 16. Another control signal, END-O, is used to initiate an ending 
SR ER INH prevents Sense Register errorsequence for OP code 00000. 

status from setting the Statius Register Unit Check bit during Sense Read,
 
(Op Code 00110) and Immediate Ending (Op Code 00000) operations.
 
The relay controls shown on page 1 bypass SEL OUT through the CIU and
 
clamps the Bus In and Control In drivers during power off conditions.
 
Page 2 of Board 4 schematics contains the Status Register and CIU address 
word buffer on the right half. The Status word and CIU address word are 
put on the BI lines through tri-state devices. The bottom left half of page Z 
insert 0's for all unused bit locations in thehas the tri-state buffers used to 

above two words. The left half of page 2 also contains the BI latch composed
 
Data to the IOP is first loaded into these
of 4 each four bit tri-state devices. 

The parity bits for each
BI latch circuits before enabled to the BE drivers. 
generated in the two parity trees (MCI4531AL)eight bit byte of the BI word is 

at the top left of page 2.
 
3.5.4 Board 5
 
Board 5 contains the time display storage registers, the time error isolated 
buffer, the four serial time transmitters and the end sequence counter control 
logic. Board 5 is referenced to Block Diagram 3. 1-4 and is schematically 
shown on two pages. 
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Page I of Board 5 contains the storage registers for Time Word I and Time 
Word 2. The registers are developed with 4 bit CMOS latches. A common 
input bus from the Serial Time reciever is used to transfer data into the 
Time registers with TM ILD and TM 2LD signals. The data output to the 
front panel decode and display boards is illustrated. 
The right half of page 2 contains the four serial time transmitters. Each 
serial time transmitter is paired with a serial data transmitter of Board 11 
to form a Serial Output channel.' The five control bits SEL I thru SEL 4 
and SRO EN select which transmitters are enabled. Serial NRZ time words 
are shifted into Board 5 from Board 7. The TM EN signal is a 3 word 
( 3 0 /S) pulse synchronous with the serial data A word, WC word and first 
successive bus word. The conversion from a 2 M Bit NRZ format to 2 M 
Bit Bi-phase format is achieved with the exclusive OR gates and clocked 
D flip-flops. 
The Serial Time Error buffer is shown in the middle portion page 2. This 
buffer has an isolated +5 v power input and an optical coupler signal input. 
The buffer outputs a +5 volt pulse to indicate an error condition. The output 
pulse width is approximately 10 y sec. The Time Error front panel LED is 
driven from a TTL one shot (74 L121) to indicate an error condition. 
The circuitry at the left portion of page 2 is the end sequence counter control 
logic. The SES RST signal forces the Bus Word Counter to reset when a 
serial error sequence (SES) has been recognized. The SES is active to allow the 
extra ending sequence time to insert the three Sense Registers words in the 
Serial Data Output. The STOP signal provides a Bus Word Counter count 
inhibit and is generated at BW8 time or at the completion of an ending sequence 
(END FLG RST). The SES EN allows the SES flip-flop to be set if SER 
(serial output required) is true. Timing functions (BW, T and G) provide 
appropriate sequence action. 
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3.5.5 Board 6 
Board 6 contains the Time input receiver and receiver control logic. 
Board 6 is referenced to Block Diagram 3.1-4 and schematically shown on 
three pages. 
Page I of Board 6 contains the Time receiver front end. The Bi-phase 
signal is transformer coupled, rolled off through a three pole low pass 
filter, and detected by the high speed differential comparator (LM360). The 
comparator output is integrated by five different integrators. The two 
integrators located in the top middle of page 1 are the 3/4 bit negative pulse 
and 3/4 bit positive pulse integrators. The NPN outputs of these integrators 
provide the 1 to 0 and 0 to 1 bit transitions for the bi-phase signal. Three 
other integrators are used to provide BUS ACTIVE and 1/4 bit positive and 
1/4 bit negative pulses. The 1/4 bit integrators drive the clock RS latch 
which is exclusively Ol'ed with the NRZ TIME DATA to generate the NRZ 
TIME CLK. 
Page 2 of Board 6 contains the receiver input register at the top portion and 
the word sync and error detect logic in the lower portion. As serial Time 
data is convertedto NRZ it is shifted into the ZZ stage register. The parallel 
outputs of the register are then loaded into the time word latches on Board 5. 
The sync detect circuitry is a Z1 input AND function generated with the NOR 
and WAND gates at the lower left section of page Z. The time error detection 
logic checks for correct WS bit and correct parity bit in each time input word. 
Page 3 of Board 6 shows the logic required to generate the TM load pulses 
for the three time words. TM lLD and TM ZLD are used on Board 5 to 
parallel load Time words I and 2 into the display storage registers TM 3 LD 
is used by the time message synchronizer on Board 7 to indicate the receipt 
of the third time word. 
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3.5.6 Board 7 
Board 7 contains the Time message synchronizer and control logic and the 
end sequence initiate logic. Board 7 is referenced to Block Diagram 3. 1-4 
and shown schematically on two pages. 
Page 1 of Board 7 contains the end sequence initiate logic and the Time 
message synchronizer. 
The end sequence initiate control logic is shown on the upper right portion 
of Page 1. The logic generates the terminate (TRM) signal which is used on 
Board 14 to cause ending sequence between the CIU and IOP. The functions 
used to generate TRM are mode (Op codes), time (BW) and the Serial Output 
states (SES and SER). 
The remaining circuitry on Page 1 is the Time message synchronizer. The 
synchronizer is developed around a dual 64 bit CMOS shift register (U10). 
Each shift register has three operational states -- load, recycle, and inactivE 
The load state allows the Time NRZ to be shifted into one of the two 64 bit 
shift registers. The recycle state allows the content of the shift register to 
output as the serial NRZ time (SR NRZ TIME) signal and also to fold back 
to the shift register input to be reloaded. By the action of LDI, LD2, RCY 1 
and RCY Z signals one of the shift registers always contains the three Time 
words to output to the Serial time transmitter on Board 5, while the other 
register is loading in the next Time words. Receipt of the Time words is 
indicated from the Time receiver by the TM 3 LD function. A three word 
TM EN signal is generated by the shift register (U12) to enable the Time 
message to be transmitted. 
Page Z of Board 7 contains the control logic for manipulating the two 64 bit 
shift registers. There are two interactive flag latches (U22 and U25) which 
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develop four flag conditions for each 64 bit shift registers. The flag conditions 
are load (IQ), full (2Q), recycle (3Q) and load delay (4Q). 
3.5.7 Board 8 
Board 8 contains the bi-phase transmitter for the Supervisory bus and the 
bi-phase receiver for the Reply bus. Board 8 is referenced to Block Diagram 
3. 1-3 and is shown schematically on three pages. 
Page 1 of Board 8 contains the Supervisory bus transmitter. CIU data is 
loaded into the transmitter shift register from the X0 thru XI5 bus lines by 
the function XMT LOAD. The word prefix code is loaded from Board 13 
through the XC1 and XC Z lines. Even parity is generated for the eighteen 
bits by the cascaded parity trees (US and Ul0) and also loaded into the 
transmitter shift register. The serialized shift register output is converted 
from NRZ to bi-phase by the exclusive OR (A7) and a D flip-flop. A trans­
mitter complement signal XC is used to complement the word sync bit or 
the word count word parity bit in response to the CIU error monitor circuits. 
The bi-phase Supervisory signal is driven onto the bus through a transformer 
coupled discrete driver. 
Page 2 of Board 8 contains the Reply bus receiver input register and receiver 
data storage register. NRZ DATA and REC CLK are derived from the 
bi-phase Reply bus data and used to serially load the input register. When 
the register is full the R-LD signal is generated by the receiver control 
logic on Page 3 of Board 8 to parallel dump the received data into the receiver 
data storage register. The outputs of the register RD0 - RD1S,RCI, RC., 
and R WS and R DP are available to both the received data storage memory 
on Board 12 and to the DIU error detection logic on Board 9. 
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The Reply bus receiver is shown on Page 3. The receiver is identical to the 
receiver for the Time input described in Section 3. 5. 5. 
3.5.8 Board 9 
Board 9 contains the error monitor logic for the Reply bus. The circuitry 
provides the error inputs to Sense Register #Z described in Section 3.4. Z. 
Board-9 is referenced to the Block Diagram of Figure 3.1-3. 
No DIU response error is detected by the gate U5-8 (with U5 the device 
number; -8 the output pin number). 
Message sync error is detected by the exclusive OR comparator U14 and U15, 
and gates U11 and U2-9. 
Sync word parity error is detected by gate U30-6. 
DIU address error is detected by the exclusive OR comparator U13 and U14, 
and gates U17 and U2-6. 
Word sync error is detected by gate U30-9 at the bottom of Board 9 schematic. 
Reply parity error is detected by flip-flop U25-6 and U26-9 and by the .gates 
U30-10-and U4-8. 
Blank word error is detected by the up-down counter U3, flip-flop U-8 and 
gates U7-9 and U16-13. 
Reply sequence error #1 is detected by flip-flop UZ6-6, and gates U7-6 and 
U29-10. 
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Reply sequence error #Z is detected by gates U7-6 and UZ-10. 
Sense Register #3 flag is set with the action of flip-flop U21-6, UZ5-6, 
UZ6-9, gates U30-10, U4-8, U7-6 and U9-12. 
Reply sequence error #4 is detected by the shift register U17 and gates 
uz9-6. 
The DIU reply address bits are buffered by gates U5 and U9. 
3.5.9 Board 10 
Board 10 contains Sense Registers #2 and #3. Board 10 is referenced to 
Block Diagram Figure 3. 1-3 and is shown schematically on two pages. 
Sense Register #2 is shown on Page 1. The storage elements are the four 
bit R-S latches U9 thru UIZ. The inputs to the latches are multiplexed throug] 
four wide 2 to I devices(U5 thru U8). Either the DIU reply errors from Board 
9 or the transmit bus X0 thru XI5 are inserted into storage. The X0-Xl5 
functions are used to load the sense write word associated with Op code 
00101. The input signal SR TST EN selects the X0-X15 inputs. The 
multiplexers are enabled by both SR. TST EN and RL EN, the latter signal 
being receiver logic enable. 
The transfer ready (XFR RD) signal is generated on Board 10 to indicate 
the reply word does not have incorrect parity or word sync. 
There are several outputs derived from the error bits. The RIPPLE WS 
is the pulse output which enables the GIU logic to drop WS on the Supervisory 
bus message each time an error is detected. Other error states held in the 
S-R latches are decoded to activate the particular CIU error responses 
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described in Section 3.4.4. The B-ER result in CIU error response action 
#2; C-ER and D-ER cause CIU action #3. 
The stored error bits of Sense Register #2 are enabled to the Sense Register 
Bus (SRO thru SR15) by the SR 2 BS SL. The SRO thru SR15 signal drive LED 
indicator lights on the front panel of the CIU. The Sense Register #2 bits 
are also enabled to the transmit bus X0 thru X15 by SR2 BI SL to permit 
transfer to the IOP and to the Serial Output transmitters. The buffers for 
these two interfaces are tri-state CMOS devices U13, U14, U15, U27, U28 
and U30. 
Page 2 of Board 10 contains Sense Register #3. The register storage elements 
are 6 bit clocked D type flip-flops (UZI, U22, U23). Sense Register #3 is 
loaded with either the DIU Error Status word from the Reply receiver or 
with the LOP word associated with the sense write instruction Op Code 00101. 
Both inputs are transferred into the Sense Register through the transmit 
bus (X0 thru X15). 
The outputs of Sense Register #3 are routed to the same bus lines as 
previously described for Sense Register #2. 
3.5. 10 Board 11 
Board 11 contains the Serial Data Outputs, the serial output control logic, 
serial data shift register and the serial end sequence control logic. Board 
11 is referenced to Block Diagram, Figure 3.1-4 and is shown schematically 
on one page.
 
The four serial output data transmitters are shown on the right half of Board 
11 schematic. The transmitters are identical to the serial time transmitters 
on Board 5 and to the Superviosry bus transmitter on Board 8. A detailed 
schematic of discrete design is shown as an insert. 
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The data word is loaded from the transmit bus X0 thru X15 along with the 
prefix code XC 1 and XC Even parity is generated for the eighteen bits by 
the cascaded parity trees U13 and U14. The shift register U5-5,U9, U10 
and Uil is clocked with a buffered 2 MHz signal and loaded by the SXMT, LOAD 
signal. 
The Serial Output control bits (BO 8 thru BO l0)are temporarily stored in a 
6 bit D clocked latch U29 by the SEP. CD LD signal. Bit 8 (BO8) is combined 
with the operational states of the CIU to establish the Serial Output enable 
functions (SRO EN). The SRO EN function is loaded into the charinel select 
latch (U16) from the gate U32-6. SRO EN along with the select lines SEL 1 
thru SEL 4 control the selection of the Serial Output transmitters for both 
data and time signals. 
The function serial error sequence SES is modified by the conditions input 
to gate U4-8 to develop the SES-5 signal. SES-5 is used to output the A-word, 
word count word and three Sense Register words described in the section on 
Serial Output sequences, Section 3.3.3. 
The stored serial control bits SB08 thru SBOIZ are routed to Board 4 to 
combined with the CIU address bits in the address response word to the 
IOP. 
The last area on Board 9 is the circuitry which develops the function data 
reply latch (D-RPY LH). This signal indicates that the first word after the 
DIU sync reply word is either a data word of a Blank word. The D-RPY LH 
signal is used to develop the SRO EN and SES-5 functions. 
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3.5.11 Board iZ 
Board 12 contains the transmitter data storage, the receiver data storage, 
data storage buffer and data storage control logic. Board IZ is referenced 
to Block Diagram, Figure 3.1-3, and is shown schematically on two pages. 
Page 1 of Board 9 contains the transmitter data storage. The receiver data 
storage and the data storage buffer. 
The transmitter data storage is divided into the data word storage and the 
control word storage. Devices U6 and U9 are the data word storage. Each 
device is a 4 word by 8 bit CMOS static memory. The control words - A word, 
WC word and AR word - are stored in U3 and U7. Both sections are loaded 
through the B00 thru B015 bus lines. Memory write signal XDS C-WR, 
XDS D-WR, memory read signals XDS C-RD, XDS D-RD, memory address 
lines XDS C-Al, XDS C-AO, XDS D-Al, XDS D-AO and memory bypass signal 
XDS BP are generated by the data storage control logic on Page 2, Board 12. 
The Reply receiver data is stored in memory devices U1 and U4. The data 
RD0 thru RD15 is loaded from the register on Board 8. The receiver data 
memory is controlled by functions identical to the transmitter storage 
functions. 
One feature of the CMOS memory devices is the by pass control which allows 
the input data to be transferred directly to the memory output. The XDS 
BP command is used to route the two Sense Register word associated with 
Op Code 00101, from the Bus out (BOO BO5) to the transmitter bus (X0 -
Xl). The RDS BP command is used to transfer data from the Reply 
receiver (RD0 - RD1S) bus to the transmitter bus (TX0 - X15) into the BI 
latch. 
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The memory address codes are fixed only for the control words; A-word - loc. 
11, WC-word - loc. 10, and Anl-word - loc. 01. Location 00 is not used in 
the XDS-control storage (U3, U7). The XDS-data storage and RDS storage 
utilizes a relative addressing scheme. The data is loaded into an arbritary 
location. However, the load address is maintained in a shift register. 
The shift register is shifted at the CIU word rate (10 2s) to provide the necessary 
address delay operation for the Supervisory and Serial Output sequences. 
Then the delayed address is obtained from the shift register to allow data to 
be read from storage. 
The outputs of the memory devices are tri-state and are tied together to 
form a 16 wide memory data bus. The memory data bus is buffered onto the 
transmitter bus through the CMOS tri-state devices U2, U5 and U26. This 
buffering was necessary due to the poor drive capability of the memory devices. 
Page Z of Board 1Z contains the storage control logic. This logic develops 
the memory device control function previously described. The address 
shift register which generates the relative AO & Al addresses is the six 
bit D latch U14. Its first two stages are connected as a 2 bit Johnson counter, 
the other four stages are connected as a two bit wide, two stage shift register. 
The register is clocked at the CIU word rate and is timed relative to the 
operating mode. 
The decode gates which generate the memory control signals are straight 
forward. They utilize mode inputs, distinct bus word times (BW and BW' 
functions) and the transmitter load time functions (XMT-LT and SXMT-LT). 
The XMT-LT and SXMT-LT functions are successive 2.5 us pulses during 
which the transmitter bus is made available to the Supervisory transmitter 
(XMT-LT) or to the Serial Output data transmitters (SXMT-LT). The other 
functional inputs are LD AW EN, LD WC EN, LD DATA EN, DIUDL' 
END FLG, SES-5 and BLANK. 
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The LD XX EN functions are developed on Board 16 to enable loading the 
respective A-word, WO-word and Data word from the IOP. DIUDL is 
enabled for the second message time of the DU-DIUj transfer operation. 
END FLG is raised to terminate the Supervisory and Serial Output bus 
operations. The BLANK input line is developed by the blank word generator 
on Board 15 whenever Blank words are put on the Supervisory and Serial 
Out bus lines. The SES-5 signal was desc-ribed in Section 3. 5. 10. 
3.5.12 Board 13 
Board 13 contains the CIU bus control logic. Board 13 is referenced to
 
Block Diagram Figure 3.1-3 and is shown schematically on two pages.
 
Page 1 of Board 13 is divided into two general areas. The top portion of
 
Page I contains the control flags bus sequence (BS), serial error sequence
 
(SES) and end flag (END FLG).
 
The BS flag is the basic logic enable signal for all bus and self test operations.
 
It is raised for all legal op codes except the immediate end OP code 00000.
 
BS is clocked at T4 G5 time and controlled by the BSY signal from Board 16.
 
The SES flag is set during the END FLG enable time to initial the transmission
 
of the three Sense Registers on the Serial Output. SES is modified by SES-5
 
to transmit the A-word and WC-word in addition to the three Sense Registers
 
as required during a Write operation with serial control bit 8 set. The SES
 
flip-flop is clocked at SXMIT-LT when enabled by the error function input to
 
U30-4 and U32-6.
 
The END FLG is set at the end of all BS operations except for the first
 
message ending of a DIU-DIU transfer operation. The END FLG is enabled
 
by three different signal sources: 1) normal ending (NRM END) 2) status
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ending STAT END and 3) forced ending (FORCE BLANK). The NML END 
signal is developed on Board 14. The NML END indicates the CIU has reached 
the predefined time to terminate the BS operation, either by zero count in the 
word counter, by performing a fixed number of CIU-IOP operations or by 
receipt of a CMO signal from the lOP. 
The STAT END signal is also developed on Board 14. This signal indicates 
the reception of the Error Status is detected on the Reply bus and the COl 
terminates all BS operations. Two Read op codes utilize this ending method 
as a "normal" termination method -- Read DI changes, op code 10010 and 
Read Al Exceeding Deltas, op code 11100. Reception of the Error Status word 
prematurely is an error condition indication from the DIU to terminate the 
bus sequence.
 
The FORCE BLANK is developed on Page 2 of Board 13 whenever the 
Supervisory bus operation is terminated due to error detection by the CIU. 
The FORCE BLANK signal initiates the END FLG operation while forcing 
-the Supervisory bus and Serial Output bus transmitters to transmit Blank 
words. 
The BS flag and END FLG signals are also used to control the bus word 
counter on Board 17. The BW EN CK causes the bus word counter to b1egin 
counting thereby generating BW1 thru BW8 word times. The bus word 
counter is started at the beginning of both BS and END FLG signals. The 
END FLG also -provides a bus word counter reset (BW lST) signal to force 
the counter to either BW8 or BWI states when initiating a counter restart. 
The circuitry on the lower portion of Page I contains the logic to control 
the threeSense Registers. The Sense Register select (SR BI SL) signal 
x 
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enables reading the contents of the Sense Register onto the transmitter bus 
(X0 - Xi5) to be routed to either the IOP via the Bus In or to the Serial 
Output transmitters. Loading of the Bus In Latch is enabled by the BILE 
LD s ignal. 
Two signals are also generated on Page I to allow Sense Registers 2 and 3 
to be loaded. The SR 2 TST EN allows the IOP to load Sense Register 2 
during the Sense Write (op code 00101) sequence. SR3 LD allows the loading 
of Sense Register 3 by the IOP during the above sequence, and by the DIU 
Error Status reply. 
Page Z of Board 13 contains the bus prefix generator on the left half and 
the error response logic on the right half. The receiver logic enable (RL EN) 
latch is also contained in the left half section. 
The prefix generator (XCI and XG2) signals are decoded by the gate array 
using the various CIU mode signals together with the data storage enable 
signals and bus word time decodes. The decoding is straight forward in 
that U19-11 output gives the 11 prefix, U19-3 output the 10 prefix, U2-6 output 
the 01 prefix and BLANK WD EN forces the 00 prefix. 
The error response logic on the right half of Page 2 has the drop word sync 
(DRP WS) signal, the FORCE BLANK signal and the transmitter complement 
(XC) signal. The DRP WS enabled by three methods: 1) a CIU reset operation, 
Z). the RIPPLE WS signaland 3) the appropriate error status of Sense Registers 
1 and 2. The last two methods are related in that the RIPPLE WS also sets 
error bits in Sense Register 2. The purpose of having RIPPLE WS is that 
repetitive errors during the same bus operation will cause the CIU to drop 
word sync at each error occurence at a maximum rate of every other word 
time. 
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The FORCE BLANK signal causes the Supervisory bus and Serial Output buses 
to transmit Blank words. The XC signal causes either the WC-word parity
 
bit or the WS bit to be complemented in the Supervisory bus transmitter.
 
3.5.13 Board 14 
Board 14 contains the CIU sequence control logic. Boaid 14 is referenced 
to Block Diagram Figure 3. 1-2 and is shown schematically on two pages. 
Page I of Board 14 contains the control logic for the CIU-IOP service 
cycles and the ending sequence initiate logic. Also on Page 1 are the error 
detectors for overrun error and CMO error. 
The service cycle functions developed on Page I are enable Service In 
(EN SVI), drop Service In (DRP SVI), enable BI latch output (BILH OUT), and
 
decrement word counter (DCR WC).
 
Functions associated with loading the A-word and WC-word from the IOP are 
LD A-WD, LD WC, A-WD LD CMP, and WC-LD CMP. The first two signals 
are generated to do the load operation while the last two signals (- LD CMP) 
indicate completion of the load operation and allow continuation of the sequence. 
Initiation of the END FLG and subsequent ending sequence is through logic 
circuits at the lower section of Page 1. The END FLG is enabled by NML END; 
U20-1 oi STAT END; U3-12. The various CIU modes and timing function are 
decoded to generate these two signals. Also associated with the END FLG is 
the initiation of the CIU-IOP ending sequence. The function END SQN; U31-3 
raises the Status In tag line to perform the ending sequence. With the exception 
of the DIU-DIU Transfer Op Code 10101 and the Immediate End Op Code 00000, 
the terminate (TRM) signal is used to enable END SQN. The DIU-DIU Transfer 
uses BW4 time while the Immediate End operation uses END-0 generated on 
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Board 4. The sequence reset SQN RST is generated from U25-6 to reset
 
the Busy flip-flop on Board 16 along with CMO, SVI and STATUS RCVD
 
latches of U15 on Page 1.
 
Two error functions are generated for Sense Register 1. The overflow error
 
(OVR ER) indicates that the Bus In latch has not been loaded into the IOP
 
before it must be updated by the next BILH LD function. The Command Out
 
error OMO ER indicates the CIU word counter does not have a word count
 
of zero (WCO)when the IOP terminates the CIU operating sequence.
 
Page Z of Board 4 contains the CIU reset circuits, the Sense Register clear 
function and the special function bus word generator. The FORCE RST signal 
is generated by either the Power Supply power on reset (PER) or by depressing 
the manual reset switch on the 0IU front panel. The Sense Register clear 
(SR CR) resets all the Sense Registers, either as a result of FORCE RESET 
or as a result of loading a new A-word into the CIU. Sense Register clear 
is inhibited while operationg in the Sense Read mode (Op code 0110). The 
special function bus word generator developes bus word time BW2', BW3' and 
BW4'. These bus word times correspond to the regular bus word times 
BWZ, BW3 and BW4 without the END FLG being set. In short bus transactions 
the bus word counter may be reset by the END FLG prior to reaching 
BW2 count. The special bus word generator provides the prime functions 
to circumvent this problem. 
3.5.14 Board 15 
Board 15 contains Sense Register #1 and the Blank Word generator. Board 
15 is referred to Block Diagram, Figure 3.1-2 and is shown schematically 
on two pages. 
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Page I contains the Sense Register along with some error detection logic. 
Sense Register 1 is built with four 4 bit RS latches. The latch outputs are 
buffered onto both the Sense Register bus (SRO - SRlS) and the transmitter 
bus (X0 - XI5) by ti-state buffers. The error detection shown on Page 1 
is simple logic gating. The outputs of several error functions are also 
combined to create the IOP ER signal. When doing a Sense Read, (Op Code 
00110) or Immediate End (Op Code 00000) operation the error states hdld by 
the Sense Registers are inhibited from setting the Unit Check bit in the CIU 
Status latch on Board 4. However, the IOP interface is monitored for errors 
through the IOP ER function. If any error function which inputs to IOP ER 
is detected, the Unit Check bit is set regardless of operating mode. 
Page Z of Board 15 contains the blank word generator. The blank word 
generator operates in conjunction with the data storage section of Board 12 to 
provide information to transmitter bus (XO - XI5). The BLANK function 
from U4-6 is used on Board 12 to inhibit reading the memory whenever Blank 
words are impressed on the transmitter bus through the tri-state buffers 
U9, U10, U15 and U30. The BLANK WD EN signal forces the prefix generator 
on Board 13 to output the 00 word prefix. 
3.5.15 Board 16 
Board 16 contains the IOP interface control circuits along with IOP message 
decodeand error checking logic. Board 16 is referenced to Block Diagram 
Figure 3. 1-2 and is shown schematically on two pages. 
Page 1 of Board 16 contains the A-word storage and decode logic, the CIU word 
counter and CIU word parity and address monitors. The word count from 
the IOP is loaded into the 16 stage down counter located at the top of Page 1. 
The counter is implemented with CMOS 4 bit devices U13, U14, U15 and U16. 
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The counter is loaded by LDWC and decremented by DCR WC, both from 
the sequence control logic on Board 14. After being loaded the counter is
 
tested for all zeros 
counted by the WC LD CMP signal clocking U29. If the
 
word counter has not been loaded with all zeros, 
 the output function WCO
 
will be enabled.
 
The CIU operating mode is decoded from the A-word Op Code field bits B05
 
thru B09. 
 Bits B06 thru B09 are loaded into internal latched contained in the 
4 line to 16 line decoders U2 and U4. Bit B05 is loaded along with the DIU 
address into the 6 stage latch US. The outputs of the 4 line to 16 line decoders
 
are combined for several Op 
 Codes to form general modes of operation such
 
as WRITE, READ VARIABLE I and 2 (RDV 1 & RDV2) and 
 READ FIXED (RDF). 
Parity checks on the two 8 bit bytes of the Bus Oat interface are performed 
by U9 and U10 parity trees. The CIU address bits are compared to the 
front panel thumbwheel setting in the comparator 1511. 
Page 2 of Board 16 contains the IOP interface control functions - Operational 
In (OPI), Address In (ADI), Select In (SLI), Status In (STI) and Service In (SVI). 
Also on page 2 is the Busy flag latch U30-5 which controls the BS flag on 
Board 13 and the Busy bit of the CIU Status Word on Board 4. 
3.5.16 Board 17 
Board 17 contains the 16MHz oscillator along with various counters to form 
the CIU clock system. Board 17 is referenced to-Block Diagram Figure 3.1-4 
and is shown schematically on two pages. 
Page 1 of Board 17 contains the 16MHz oscillator, the phase counter, tag counter 
and group counter along with the CII time decode gates. The phase counter 
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U9 outputs four phase clocks 01, 02, 03 and 04. The tag counter UlO outputs 
four tag clocks TI, TZ, T3 and T4. The group counter outputs five group 
times G1, G2, G3, G4 and G. The relationship of the three counters is 
shown in the general timing diagram Figure 3. 5-1. Each phase clock is a
 
125ns pulse occurring at a 2MHz rate. Each tag clock is 
 a 500 ns pulse
 
occurring at 
a 500 KHz rate. Each group clock is a 2 Fs pulse occurring
 
at a 100 KHz rate.
 
An external clock input is provided on J7 connector to accept an 8 MHz 
ext. clock. Selection of the CU operating clock is by means of the front
 
panel switch.
 
Page 2 of Board 17 contains the bus word counter, the sequence time counter
 
and the error detection logic for the timeout 
error and the under run error. 
The bus word counter is a divide by eight synchronous, presetable counter 
developed with U8, U12 and U6. The count sequence for the three stages is 
identified at the top of Page 2. The count decode is performed with a 3 line 
to 8 line decoder U29. The bus word counter is started at the beginning of 
the BS and END FLG signals and is controlled by the BW EN CK function. 
The counter will normally begin its count from the BW8 state and will count 
through, unless reset, to the BW8 state. In short CIU sequences the bus 
word counter may be preset by the END FLG controLBW RST signal. 
The BW RST signal will preset the counter to BW8 state for all but the Read 
modes. When operating in the Read modes the BW PST signal presets the bus 
word counter to BWI state. A second reset function SES RST presets the 
bus word counter to the BW3 state. The STOP function along with BW8 state 
resets the counter clock enable flip-flop U6 to inhibit further bus word counting. 
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The sequence time counter is implemented with an eight state shift register 
U2 configured along with U3 to form a one shot burst of ST clock functions. 
The ST functions are 500 ns sequential pulses which are triggered by the IOP-
CIU data transfer tags. The clocks are enabled by AWO, CMO, STI dly 
SVOeSVI and CMO.SVI. During the initial selection sequence the ST ring 
counter is reset at ST8 time. Once the BS flag is raised, however, the ST 
counter is reset at ST 5 time. The function of the ST counter is to provide 
sequential time states to simplify the logic implementation of the IOP-CIU 
interface transfer. 
The time out error detector (TIME ER) is a 4 stage counter clocked at a 
10KHz (GI) rate. The counter is enabled whenever OPI is raised. The counter 
must be inhibited by the completion of the initial selection sequence (SVO 
response to STI) within the 160 us maximum count state. 
The underrun error detector U18-10 is set during each Write service cycle. 
It must be reset by the IOP's SVO response during the allowable IOP access 
time (7 s from SVI). 
3.5.17 Board 18 
Board 18 contains the CIU power supply, Board 18 is referenced to Block 
Diagram Figure 3. 1-4 and is shown schematically on one page. 
The CIU power supply consists of a switching regulator followed by a DC-DC 
converter. Input and output filtering is provided to keep power supply noise 
within acceptable limits for the logic families used in the C1. The switching 
regulator is developed with low power integrated comparators (LM339) and 
discrete components. The power switch of the regulator is the NPN transistor 
Q3 (2N5487). The regulator LC filter LZ and C5 converts the pulse width 
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modulated signal to a ZOVDC level input to the DC-DC converter. The 20 V 
regulated output is an approximate value as the regulator uses the 5V logic 
output as the regulated point. The.feed back from the 5V logic output is 
through the optical coupler U32. R27 is the select resistor to trim the 5V 
level. A temperature compensated reference diode CR17 (1NS23) provides 
a 6. ZV reference to the regulator. The switching regulator output is protected 
against an overvoltage output by the comparator 715-13. Power supply 
current is monitored through the 0. 1 ohm resistor RI21 by comparator U15-14. 
Current overload is set to turn off. the regulator at approximately 2 amps. 
The overvoltage detector turns off the DC-DC converter when the regulated 
converter input exceeds 23V. 
The DC-DC converter is a two transformer design. The converter runs at 
approximately 17 KHz. The frequency is set by the drive transformer T2. 
T2 has a square loop magnetic tape core which is selected to operate the 
DC-DC converter without saturating the main transformer (TI) core. Full 
wave rectification is used on the secondary windings along with LC pi filters, 
except for the 5V isolated output. The isolated output is not referenced to any 
CIU ground and is used solely to power the isolated Time Error buffer on Bd. 5. 
The CIN power supply also provides the power. on reset (POR) signal to initializ 
the CIU upon application of the 28V input. The POR signal remains low for 
approximately 100 millisecond after applying 28V to the input. 
The input current at 28V is approximately 700 milliamps with all front panel 
LED turned on. 
3.5.18 Board 19 
Board 19 contains the LED driver's for all CIU front panel indicators except 
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the Time Error indicator. Board 19 is referenced to Block Diagram 3.1-3 
and is shown schematically on one page. The LED drivers for the sixteen 
Sense Register bus line (SR0-SR15) and the three interface indicators -
Message Sync, Reply Sync, and Unit Check - are shown on Board 19 schematic. 
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3.6 MECHANICAL DESCRIPTION 
The Computer Interface Unit consist of 19 each double-sided logic cards 
mounted in an ARE-12 series adjustable card cage. The CIU housing is 
approximately 19" x 19" x 1Z". 
The CIU front panel shown in Figure 3.6-1 consist of functional displays, 
test points, and select switches. The decimal time displays are located 
on the rear of the panel. These displays plug-in and are interchangeable. 
The Sense Register displays consist of sixteen discrete LED's used to 
display register words I thru 3 as selected by the Sense Reg Select switch. 
The time error light indicates either word sync error or. parity error in 
the Time Input message. The Unit- check error light is used to indicate 
any error condition detected by the CIU error monitor circuitry. The 
Message Sync light is used to indicate the transmission of an A-Wd on the 
Supervisory Bus. The Reply Sync light indicates that the CIU has received 
a reply sync word from DIU. 
The CIU ADD switch is a BCD thumbwheel switch used to select addresses 
0 thru 7. The EXT CLK switch may be used to select an external 8 MHz 
system clock. The reset switch is a momentary push-button used for 
internal resetting of the CIU. The power switch is used to apply +28 VDC 
to the CIU power supply. 
An external GND test point is provided and is tied to the CIU system ground. 
There are thirteen discrete test points located on the front panel which can 
be used to monitor logic functions. The test point functions are summarized 
on the following page. 
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* 	 The lk test point provides a 2 meghz clock. 
* 	 The Word Sync test point provides a signal at the system word rate. 
* 	 The A-WD test point provides a pulse that is synchrones with each 
A-WD present on Supervisory bus.
 
* 
 The End of Message is a signal used to indicate the last word sent 
out on Supervisory bus. 
* 	 The signal ADD Out is used to indicate that a CIU address word
 
is present.
 
* 	 The signal SER IN (Service In) is present for each data word that is 
exchanged between CIU and IOP. 
* 	 The signal SER OUT (Service Out) is present at the end of initial 
selection sequence for each data word exhanged between the CIU and 
IOP and at the end of one completed operation. 
o 	 The signal Status In is used to indicate CIU status during initial 
selection sequence and status at the end of a completed operation. 
o 	 The signal Reply Sync indicates that the CIU has received a sync 
word from the DIU. 
& The test point marked SUP BUS can be used to monitor Bi-phase 
data sent out on the Supervisory bus. 
* The Reply Bus test point monitors data received rom the DIU. 
* 	 The SUP and REPLY NRZ test points monitor data after its conversion 
to NRZ. 
The CIU rear panel shown in Figure 3. 6-Z contains all function connectors 
required for operation. The following is a brief description of connector 
function. Connectors Jl thru J4 are Serial daiX and time output connectors. 
The connectors J5A-I thru -3 are required for direct interface to the lOP 
for operation. The connectors J5B-l thru -3 are parallel wired to JSA-I 
thru -3 to provide daisy chaining of CIU's. The connectors J6-1 thru -3 
are provided for the CIU Test Set interface. The connector J7 is the Serial 
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time and Ext clock input connector. Connector-J8 is used to output 
Supervisory bus data. Connector J9 is used to receive data from all DIU's 
on the Reply Bus. Connector JIO is provided to input +28 VDC to the CIU. 
Also located on the rear panel is a Test/Run Switch. This switch when 
used in run position provides normal CGIU operation. It can be used in 
test position for troubleshooting of CIU to provide continuous operation. 
without a DIU connected to the bus. 
The following pages contain the pin function lists for all rear panel connectors. 
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1.0 DIU FUNCTIONAL CHARACTERISTICS 
The Data Interface Unit (DIU) supplies the input/output interfaces between 
the Computer Interface Unit (CIU) and the user subsystems of the Data 
Management System. The DIS receives serial command messages from the 
CI on the Supervisory Bus, and transmits reply data and error status infor­
mation to the CIU on a separate Reply Bus. Up to 32 DIU's may be interfaced 
with each CIU. The five-bit unit address for each DIU is controlled by a 
front-panel thumbwheel switch. The block diagram for the DIU interfaces 
is shown in Figure 1.0-1. 
Data Bus Operation 
Each command message from the CIU contains an Address word (A-WD), 
a Word Count Word (WC-WD), followed by the number of Data Words (D-WD) 
specified by the WC-WD for write commands, or blank words for read 
commands. The responding DIU replies with a 12-bit sync word, followed 
by blank words or D-Words, and an Error Status Word (ES-WD). The Data 
Bus word formats are shown in Figure 1.0-2, and the ES-WD bit assignments 
in Figure 1.0-3. 
The five-bit OP Code Field is decoded by the addressed DIU for execution 
if no errors are detected in the message. The OP Code functions are as 
follows: 
OP CODE COMMAND FUNCTION 
038 Read RI 
07 Write RO 
12 Read Error Status 
13 Read AI Deltas (Al° - AI63 ) 
15 Write AI Deltas (AI - AI 6 3 ) 
20 Write DI Monitor Contol 
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(Continued) 
OP CODE COMMAND FUNCTION 
21 Read DI 
22 Read DI Changes 
23 Read DI Monitor Control 
25 DIU to DIU Transfer 
30 Write DO 
31 Read DO Status 
3Z Read AI 
33 Read AI Deltas (Al 6 4 - AI 12 7 ) 
34 Read AI Exceeding Delta 
35 Write Al Deltas (AI6 4 - A 12 7) 
36 Write AO 
37 Reset DIU 
The six-bit channel address field is used to select RI/RO channels, and as 
a starting address for DI, DO, AI, and AO address sequences. For the 
Latter case, if the word count exceeds the number of channels or groups 
remaining after the starting address, the DIU address counters will wrap 
around to the first address implemented and continue until the word count 
is satisfied. 
The addressed DIU tests the Supervisory Bus message for the error conditions 
shown in Figure 1.0-3. With the exception of D-word parity errors on Write 
RO commands, detection of an error condition will cause the DIU to terminate 
execution of the instruction, set the appropriate bit in the Error Status word, 
transmit the Error Status word to the CIU to complete the reply, and stop 
.the RI/RO clock where applicable. For Write RO D-word parity errors, the 
DIUI will transmit the incorrect data to the subsystem. 
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Discrete Input Functions 
8 groups of 16The DIU will interface up to 128 Discrete Inputs, arranged in 
DI' s. Associated with the DI interface modules is control logic for testing 
Dl's for changes. This logic contains a 128-bit memory (DI Status Table) 
for comparison data, a 16-bit control register (DI monitor control) to enable/ 
disable the compare function by byte, and a change history/change status 
register to flag changes by group. When power is applied to the DIU, the 
Status Table is set to all zero's, and the Monitor Control register cleared to 
all zero's (enable). A scan of all DI groups implemented is initiated and 
changes are flagged by setting the appropriate bit in the Change History 
are updated onlyregister. The Change Status register and the Status Table 
during a Read DI Changes instruction. The scan function is inhibited during 
the execution of Read DI, Write DI Monitor Control, and Read DI Monitor 
Control instructions. 
Discrete Output Functions 
The DIU has the capability of outputting up to 128 DO's, in increments of 
16 DO's per group. Each DO module contains a storage register for main­
taining the status of the DO's between Write DO instructions, and a read 
register for monitoring the DO' s by the Read DO Status instruction. When 
power is applied to the DIU, all DO's implemented are turned off until the 
first valid Write DO instruction is received. 
Record In/Record Out Functions 
The DIU contains up to 8 RI/RO interfaces. Data transfers are controlled 
over three twisted shielded pair cable. The RO line outputs continuous 
bi-phase data as received from the Supervisory Bus. The WC word prefix 
and parity bits are modified before transmission. The clock line ouputs a 
gated 4 IMlz clock to control all data transfers. For Read RI instructions, 
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the DIU inserts a blank word into the reply to the CIU while receiving the 
serial RI data. Twelve bit times are allowed after the clock line is activated 
for the subsystem to respond. If no errors are detected, the word count is 
decremented by detection of D word prefixes on the RI line until the word 
count is satisfied. 
Analog Output Functions 
The DIU contains up to 4 AO modules. The AO's share a common, isolated 
return, and supply a 0-5 volt output level. The AO digital-to-analog con­
verters are offset by 60 millivolts to accommodate the specified code for 0 
volts. The AO's are set to 0 volts when power is applied to the DIU. 
Analog Input Functions 
The DIU will accept up to 128 Analog Inputs, in increments of 16 channels. 
Each input module contains a 16 channel differential multiplexer with over­
voltage protection for + 32 volts. The DIU utilizes two differential amplifiers 
and sample-and-hold circuits to compensate for multiplexer settling time. 
The differential amplifiers contain an automatic calibration loop to compen­
sate for offset drift. 
The sample-and-hold outputs are routed to a common analog-to-digital con­
verter. The converter operates at a 2 MHz bit rate and supplies data to the 
DIU transmitter for Read AI instructions, and to the AI Delta logic for 
processing. 
The AI logic contains a semiconductor memory for storing plus and minus 
deltas for each AI channel, a reference Al value, and a flag bit to indicate 
exceeding delta conditions for each channel. When power is applied to the 
DIU, the plus and minus delta values are set to maximum, and the flag bits 
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reset. A scan of all AI channels implemented is initiated, and each encoded 
value is tested for an exceeding delta condition. Delta values are loaded and 
verified by the Write AI Delta and Read AI Delta instructions. As each 
channel is encoded during the scan operation, its value is subtracted from 
the reference value stored in memory. Depending on the sign of the sub­
tractor output, a plus or minus delta value is read from memory and com­
pared to the subcontractor output. If an exceeding delta condition is detected, 
a flag bit for the channel is set, and the current AI value is written in memory 
for the reference value for succeeding tests. 
When a Read AI Exceeding Delta instruction is received, the DIU scans the 
flag portion of memory, and replies with the current reference value and 
address for those channels that exceeded delta values. The flag bit for each 
channel is reset, and scanning of AI channels is resumed. Loading of new 
delta values also resets the flag bit for each channel specified in the 
instruction. 
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2.0 DIU ELECTRICAL CHARACTERISTICS 
POWER INPUT 
Input voltage +28 i7DC nominal
 
Normal operation from +22 to +32 VDC
 
Reverse voltage protection
 
D. C. isolation between input line and DIU ground 
SUPERVISORY BUS 
Continuous Manchester Type II Bi-Phase-L data, 2 MHz bit rate 
78 ohm input impedance 
D. C. isolation between Supervisory Bus and DIU ground 
REPLY BUS 
Gated Manchester Type II Bi-Phase-L data, 2 MHz bit rate 
78 ohm output impedance 
Short-circuit protection 
Drive capability for 500 ft. of 78 ohm twisted shielded pair cable 
D. C. isolation between Reply Bus and DIU ground 
DISCRETE INPUTS 
Up to 128 Discrete Inputs, in 8 groups of 16 Discrete Inputs 
D. C. isolation between each group and DIU ground 
Overvoltage protection for + 3Z volts on each input 
Z msec filter on each input 
Input Levels: 
High Level: 
Open: 0 
0-6 volts: 0 
10-32 volts: I 
Input Impedance: 39K ohms to ground 
IV-7 
Low Level: 
Open: 0 
0-1.3 volts: 0 
2.5 - 5 volts: 1 
Input Impedance: 39K ohms to ground 
Sink-to-ground: 
Open: 0 
0-1.3 volts: 1 
Z. 5 - 5 volts: 0 
Input Impedance: 51K ohms to +5 volts 
DISCRETE OUTPUTS 
Up to 128 Discrete Outputs, in 8 groups of 16 Discrete Outputs 
D. C. isolation between each group and DIU ground 
Short circuit protection on each output 
External source voltage from +5 to +32 VDC 
Output current capability of 50 ma. maximum 
Diode suppression for inductive loads 
Discrete outputs turned off during power on initialization 
RECORD IN/RECORD OUT 
Up to 8 RI/RO channels 
Each channel contains a continuous data out line (1.O), asychronous 
data in line (-RI), and a gated 4 MHz control line (Clock) 
Signal lines are transformer isolated, 78 ohm, twisted shielded 
pairs 
Drive capability for up to 50 ft of 78 ohm cable 
ANALOG OUTPUTS 
Up to 4 Analog Output Channels 
IV-8 
Common return for AO channels D. C. isolated from DIU ground 
Short circuit protection 
Output levels from 0 to +5 volts 
0 volt code: 00000011
 
+5 volt code: 11111100
 
0.4 percent accuracy from digital input to analog output 
Drive capability for ZK ohms to ground 
Strap capability for monitoring AO's on AI channels 2-5. 
Analog Outputs turned off (0 volts) during power on initialization 
ANALOG INPUTS
 
Up to 1Z8 Analog Input channels, in 8 groups df 16 Analog Inputs 
Input impedance 10 Megohms minimum, shunted by 50 picofarads 
maximum 
Input voltage range from 0 to +5 volts 
0 volt code: 00000011
 
+5 volt code: 11111100 
Overvoltage protection for + 32 volts on each input 
Adjacent channel isolation of 100 Megohms minimum, shunted by 
5 picofarads maximum 
Common mode rejection of 60 db minimum for 5. 0 volts RMS, from 
DC to 400 Hz. 
End-to-end three sigma error of + 1 LSB maximum 
AI channels have 8 bit resolution, with an encoding rate of 2 MBPS 
High and low calibration inputs, with strap capabilities on AI 
channels 0 and 1 
High level output code: 10101010
 
Low level output code: 01010101 
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3.0 DIU MECHANICAL CONFIGURATION 
The DIU is packaged in a standard 19 inch pull out drawer. All input-output 
connectors are mounted on the rear panel. The functions for each conriector 
are listed in Figure 3.0-1. 
The front panel contains control switches, displays, and test points as 
follows: 
Control Switches 
POWER: Switches + 28 VDC primary power to the DIU power supply. 
DIU ADDRESS: Two-digit octal thumbwheel to select DIU unit 
address, 008 - 378.
 
WORD SELECT: 	 Selects A-Word, Error Status Word, Discrete 
Inputs, or Discrete Outputs for the Word Display. 
GROUP SELECT: 	 Selects 1 of 8 DI or DO groups for the Word 
Display. 
MODULARITY SELECT: 	 Selects A's, RI/HO, DI's, or DO's for 
the Modularity Display. 
Displays 
WORD DISPLAY: 	 16 lamp display for functions selected by the 
Word Select and Group Select switches. 
MODULARITY: 	 8 lamp display to indicate unit configuration for 
module types selected by the Modularity Select 
Switch. 
RI/RO CLOCK: 	 8 lamp display to indicate activation of 1 of 8 RI/HO 
clocks. Lamp drivers are pulsed to provide 
visibility during transient conditions. 
WORD SYNC: 	 Indicates presence of WS bit on Supervisory Bus. 
Pulsed lamp driver. 
WORD SYNC ERROR: 	 Indicates WS = 0 on Supervisory Bus. Lamp 
driver is pulsed and turns off WORD SYNC 
display.
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ERROR DETECT: 	 Pulsed indication of error condition during 
addressed message on Supervisory Bus. 
ADDRESS DETECT: Pulsed indication of DIU Address detection. 
Test Points 
WORD SYNC: 	 Positive pulse coincident with WS-bit of DIU internal 
timing. 
SUP BUS: Bi-phase data from DIU Supervisory Bus Receiver.
 
SUP NRZ: NRZ data from DII! Supervisory Bus Receiver.
 
A-WORD TIME: Negative pulse from mid-point of the C2-bit to the
 
end of the parity bit of A-words on the Supervisory 
Bus. 
ADD DET: Negative 125 nsec. pulse during B4 bit of addressed A-words. 
DI SCAN SYNC: 	 Negative pulse coincident with CZ bit. Pulse indi­
cates addressing of DI Group 0 each word time 
during DI scan operations. 
AI SCAN SYNC: 	 Negative 250 nsec pulse coincident with second 
half of the WS-bit. Pulse indicates addressing of 
AI Channel 0 during AI scan operation. The pulse 
occurs every 64 word times with a full complement 
of AI modules. 
REPLY BUS: 	 Bi-phase data from DIU Reply Bus Trahsmitter. 
REPLY NRZ: 	 NRZ data from DIU Reply Bus Transmitter. 
CLOCK: 	 2 MHz square-wave clock, positive during first half of 
each bit time. 
The DIU electronics are packaged on single-connector and double-connector 
printed-circuit boards. Card location is shown in Figure 3.0-2. Before 
removing or inserting any of the boards, the power to the DIU and any attached 
subsystems or test fixtures should be removed. 
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DIU REAR PANEL CONNECTORS
 
Jl DISCRETE INPUT, GROUP 0, 1 
J2 DISCRETE INPUT, GROUP Z, 3 
J3 DISCRETE INPUT, GROUP 4,5 
J4 DISCRETE INPUT, GROUP 6, 7 
J5 DISCRETE OUTPUT, GROUP 0, 1 
J6 DISCRETE OUTPUT, GROUP 2, 3 
J7 DISCRETE OUTPUT, GROUP 4,5 
J8 DISCRETE OUTPUT, GROUP 6,7 
J9 ANALOG INPUT, CHANNEL 0-15 
J30 ANALOG INPUT, CHANNEL 16-31 
J11 ANALOG INPUT, CHANNEL 32-47 
J£2 ANALOG INPUT, CHANNEL 48-63 
J13 ANALOG INPUT, CHANNEL 64-79 
J14 ANALOG INPUT, CHANNEL 80-95 
J15 ANALOG INPUT, CHANNEL 96-111 
J16 ANALOG INPUT, CHANNEL 112-127 
J17 ANALOG OUTPUT, CHANNEL 0-3 
£18 RECORD IN/RECORD OUT, CHANNEL 0 
J19 RECORD IN/RECORD OUT, CHANNEL 1 
£Z0 RECORD IN/RECORD OUT, CHANNEL Z 
J21 RECORD IN/RECORD OUT, CHANNEL 3 
JZ2 RECORD IN/RECORD OUT, CHANNEL 4 
J23 RECORD IN/RECORD OUT, CHANNEL 5 
J24 RECORD IN/RECORD OUT, CHANNEL 6 
J25 RECORD IN/RECORD OUT, CHANNEL 7 
J26 +Z8 VDC PRIMARY POWER 
J27 SUPERVISORY BUS 
J28 REPLY BUS 
J29 115 VAC 
Figure 3.0-1 
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J3 DI GROUPS 0 & I 
Pin Function Group Pin Function Group 
A DIO 0 a D16 I 
B Dll 0 b D17 1 
C DIZ 0 c D18 1 
D D13 0 d I9 1 
E DI4 0 e DII 1 
F D1S 0 f DIll 1 
G D16 0 g DI12 1 
H D17 0 h D113 1 
3 D18 0 i D114 I 
K D19 0 j DI15 1 
L DI1 0 k Isolated Return 1 
M DII 1 0 m Chassis Gnd. 
N DI12 0 n Spare 
P D113 0 p Spare 
R DI14 0 q Spare 
S D115 0 r Spare 
T Isolated Return 0 s DIU Common I 
U DIO I t DIU Common Z 
V DII 1 
W DIZ 1 
X D13 I 
Y D14 I 
z bI5 1 
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JZ DI GROUPS 2 & 3
 
Pin Function Group Pin Function Group 
A DI0 2 a D16 3
 
M DIll 2 m Chassis Gnd.
 
N DIIZ 2 n Spare
 
P DII3 2 p Spare
 
R D114 z q Spare
 
S Di5 z r Spare
 
B DI1 2 b D17 3
 
C DIZ 2 c DIB 3
 
D D13 z d D19 3
 
E D14 2 e D1 0 3
 
F DIE z f DIl1 3
 
G D16 2 g DIIZ 3
 
G DI7 2 h D11 3 3
 
3 DI8 2 i D114 3
 
K D19 2 j DI15 3
 
L DII 0 2 k Isolated Return 3
 
T Isolated Return 2 s DIU Common I
 
U DI 3 t DIU Common 2
 
V DII 3
 
W DI2 3
 
X D13 3
 
Y DI4 3
 
z DI5 3
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J3 DI GROUPS 4 & 5 
Pin Function Group Pin Function Group 
A DI0 4 a D16 5 
B DII 4 b D17 5 
C DIZ 4 c DI8 5 
D D3 4 d D19 5 
E DI4 4 e D110 5 
F DI5 4 f DIl 1 5 
G D16 4 g DI1Z 5 
H D17 4 h DI13 5 
Df18 4 i DI14 5 
X< D19 4 j DI15 5 
L DII 0 4 k Isolated Return 5 
M DIll 4 rn Chassis Gnd 
N DI1Z 4 n Spare 
P DI13 4 p Spare 
ft DI14 4 q Spare 
S DI15 4 r Spare 
T Isolated Return 4 s DIU Common 1 
U DI0 5 t DIU Common Z 
V DI1 5 
W DIZ 5 
X D3 5 
Y DI4 5 
Z DI5 5 
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J4 DI GROUPS 6 &.7 
Pin Function Group Pin Function Group 
A D10 6 a D16 7 
B DI 6 b D17 7 
C DIZ 6 c D18 7 
D D13 6 d D19 7 
E D14 6 e D10 7 
F D15 6 f DIII 7 
G D16 6 g DIIZ 7 
H D17 6 h DI13 7 
J D18 6 i D114 7 
K D19 6 j D115 7 
L D10 6 k Isolated Return 7 
M DII 1 6 m Chasis Gnd 
N DIIZ 6 n Spare 
P 'DI13 6 p Spare 
R DI14 6 q Spare 
S DI15 6 r Spare 
T Isolated Return 6 s DI Common 1 
U DI 7 t DI Common 2 
V Dll 7 
W DIZ 7 
X D13 7 
Y DI4 7 
Z D15 7 
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J5 DO GROUPS 0 & 1
 
Pin Function Group Pin Function Group 
A DOO 0 a DO4 1 
B D01 0 b DO5 1 
C DOZ 0 c D06 1 
D D03 0 d D07 1 
E D04 0 e DO8 1 
F DO5 0 f D09 1 
G D06 0 g DOI1 1 
H D07 0 h DOll I 
J DO8 0 i D012 I 
K D09 0 j D013 I 
L DOO 0 k D014 I 
M DOll 0 m D015 1 
N D012 0 n V Supp. 1 
P D013 0 p V Supp. 1 
i. D014 0 q Isolated Return I 
S D015 0 r Chassis Gnd 
T V Supp 0 s DIU Common 1 
U V Supp 0 t DIU Common 2 
V Isolated Return 0 
.W DO 1 
x DOI 1 
y DOZ 1 
Z D03 1 
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J6 DO GROUPS 2 & 3 
Pin Function Group Pin Function Group 
A DO 2 a D04 3 
B DOI 2 b DO5 3 
C DOZ z c DO6 3 
D D03 2 d D07 3 
E D04 2 e D08 3 
F DO5 2 f D09 3 
G D06 2 g DO1O 3 
H DO7 2 h DOll 3 
S DO8 2 1 DOI2 3 
K D09 2 j D013 3 
L D010 2 k D014 3 
M DOil 2 m DO115 3 
N D012 2 n V Supp. 3 
P D013 2 p V Supp. 3 
I D014 2 q Isolated Return 3 
S D015 2 r Chassis Gnd 
T V Supp. 2 s DIU Common 1 
U V Supp. 2 t DIU Common 2 
V Isolated Return z 
w n00 3 
X DOI 3 
Y DOZ 3 
Z DO3 3 
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J7 DO GROUPS 4 & 5
 
Pin Function Group Pin Function Group 
A DO 4 a D04 5
 
B DO 4 b D05 5
 
C DO2 4 c D06 5
 
D D03 4 d, D07 5
 
E D04 4 e D08 5
 
F DO5 4 f D09 5
 
G DO6 4 g DO10 5
 
H D07 4 h DOll 5
 
J D08 4 i DO1Z 5
 
K D09 4 j D013 5
 
L DOl0 4 k D014 5
 
M DOll 4 m D015 5
 
N DOZ 4 n V Supp. 5
 
P D013 4 p V Supp. 5
 
R D014 4 q Isolated Return 5
 
S D015 4 r Chassis Gnd
 
T V Supp. 4 s DIU Common I
 
U V Supp. 4 t DIU Common 2
 
V Isolated Return 4
 
W DO 5
 
X DO 5
 
Y DOZ 5
 
Z D03 5
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J8 DO GROUPS 6 & 7 
Pin Function Group Pin Function Group 
A DO 6 a D04 7 
B DO1 6 b D05 7 
C DOZ 6 c D06 7 
D D03 6 d D07 7 
E D04 6 e DO8 7 
F D05 6 f D09 7 
G D06 6 g DOlO 7 
H D07 6 h DOll 7 
3 DO8 6 i DOIZ 7 
E D09 6 j D013 7 
L DO10 6 k D014 7 
M DOlil 6 m DO15 7 
N DOIZ 6 n V Supp. 7 
P D013 6 p V Supp. 7 
i D014 6 q Isolated Return 7 
S DO15 6 r Chassis Gnd 
y V Supp. 6 s DIU Common 1 
U V Supp. 6 t DIU Common 2 
V Isolated Return 6 
W DO0 7 
X DOI 7 
y DOZ 7 
Z D03 7 
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J9 AT GIOUP 0 
Pin Function 
A AIO + 
B AI -
C All + 
D All -
E AIZ + 
F AIZ -
G A13 + 
H A13 ­
5 At4 + 
K A14-
L A15 + 
M AI5 -
N A16 + 
P A16 -
P A17 + 
S A17 -
T AI8 + 
U A18 -
V A19 + 
W A19 -
X A10 + 
Y Al10 -
Z AMI + 
a Ail ­
b AI1Z + 
c AI1Z ­
d AI13 + 
e AI13 ­
f A114 + 
g A14 ­
h A115 + 
i A1l5 ­
j Common Shield 
k Chassis Gnd. 
I Spare: 
m Spare 
n Spare 
p Spare 
q Spare 
r Spare 
s DIU Common 1 
t DIU Common 2 
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J10 AI GROUP 1
 
Pin Function 
A A116 + 
B AI16 -
C AI17 + 
D AI17 -
E A118 + 
F AIlS -
G AI19 + 
H A119 ­
5 AIZO + 
K AIZO -
L AIZ1 + 
M AIZ1 -
N AIZZ + 
P AIZZ -
R A123 + 
S A123 -
T A124 + 
U AIZ4 -
V AIZ5 + 
W A125 -
X A126 + 
y A126 -
Z A127 + 
a AIZ7 ­
b AIZ18 + 
c AI28 ­
d AIZ9 + 
e AIZ9 ­
f A130 + 
g A130 ­
h A131 + 
i A131 ­
j Common Shield 
k Chassis Gnd. 
I Spare 
m Spare 
n Spare 
p Spare 
q Spar e 
r Spare 
s DIU Common 1 
t DIU Common 2 
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Jl3 Al GROUP 2 
Pin Function 
A A132 + 
B A132 -
C A133 + 
D A133 -
E A134 + 
F A134 -
G A135 + 
H A135 -
j A136 + 
K A136 -
L A137 + 
M A137 -
N A138 + 
P A138 -
R A139 + 
S A139-
T A140 + 
U A140 -
V AI41 + 
W AI41 -
X A142 + 
Y A142 -
Z AI43 + 
a A143 -
b AI44 + 
c A144 -
d A145 + 
e A145 -
f A146 + 
g AI46 -
h A147 + 
i A147" 
j Common Shield 
k Chassis Gnd 
1 Spare 
.m .Spare 
n Spare 
p Spare 
q Spare 
r Spare 
s DIU Common 1 
t DIU Common 2 
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J1Z AI GROUP 3 
Pin 	 Function 
A 	 X148 + 
B 	 A148 -
C 	 A149 + 
D 	 A149 -
E 	 AI50 + 
F 	 A150 -
G 	 AI51 + 
H 	 AI51 -
J 	 A152 + 
K 	 AIZ -
L A153+ -
M A153 -
N A154 + 
P A154-
R. A155 + 
S AI55 -
T A156 + 
U A156 -
V A157 + 
W A157 ­
x A158 + 
y AI58 ­
z A159 + 
a A159 ­
b A160 + 
c A160 ­
d A161 + 
e A161 ­
f A16Z + 
g A162 ­
h A163 + 
i A163 ­
5Common Shield 
k Chassis Gnd. 
1 Spare 
.m 	 Spare 
n Spare 
p Spare 
q Spare 
r Spare 
s DIU Common I 
t DIU Common 2 
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J13 Al GROUP 4 
Pin 
A 
B 
C 

D 

E 

F 

G 

H 
5 
K 
L 
M 

N 

P 

R 
S 
T 
U 
V 
W 
X 
Y 
Z 
a 
b 
c 
d 
e 
f 
g 
h 
i 
j
k 
1 
m 

n 
p 
q 
r 
s 
t 
Function 
A164 +
 
A164 -

A165 +
 
A165 -

A166 +
 
A166 -

A167 +
 
A167 -

A168 +
 
A168 -

A169 +.
 
A169 -

A170 +
 
A170 -

AI71 +
 
A171'-

AI7Z +
 
A172 -

A173 +
 
A173 -

A174 +
 
A174 -

A175 +
 
A175 -

A176 +
 
A176 -

A177 +
 
A177 -

A178 +
 
A178 -

A179 +
 
A179 -

Common Shield 
Chassis Gnd. 
Spare 
Spare 
Spare 
Spare 
Spare 
Spare 
DIU Common 1 
DIU Common 2 
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J14 AI GROUP 5
 
Pin 
A 

B 

C 

D 
E 

F 

G 
H 
J 
K 
L 
M 
N 
P 
R 
S 
T 
U 
v 
W 
X 
y 
z 
a 
b 
c 
d 
e 
f 
g 
h 
i 
j
k 
1 
In 
n 
p 
q 
r 
s 
t 
Function 
AI80 +
 
A180 -

AI81 +
 
AI81 -

A182 +
 
A182 -

A183 +
 
A183 -

A184 +
 
A184 -

AI85 +.
 
A185 -

A186 +
 
A186 -

A187 +
 
A187 -

AI88 +
 
AI88 -

A189 +
 
A189 -

A190 +
 
A190 -

A191 +
 
A191 -

A192 +
 
A192 -

A193 +
 
A193 -

A194 +
 
A194 -

A195 +
 
A195-

Common Shield 
Chassis Gnd. 
Spare 
Spare 
Spare 
Spare 
Spare 
Spare 
DIU Common 1 
DIU Cormon 2 
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J15 AI GROUP 6
 
Pin Function 
A A196 + 
B A196 -
C A197 + 
D A4197 -
E A198 + 
F A198 -
G A199 + 
H A199 -
J AI100 + 
KI Al00-
L A1101+" 
M All01 -
N A1102 + 
P AII.02 -
R AIl03 + 
S AI1103 -
T Al104 + 
U AII04 -
V AIl05 + 
W AI105 -
X A1106 + 
Y A.ll06 -
Z A1107 + 
a A1107 -
b A1108 + 
c A1108 -
d AII09 + 
e All 09 -
f A110 + 
g A1110 -
h AIM1 + 
i A1111 -
j Common Shield 
k Chas sis Gnd. 
I Spare 
m "Spare 
n Spare 
p Spare 
q Spare 
r Spare 
s DIU Common I 
t DIU Common 2 
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J16 AI GROUP 7 
Pin Function 
A A1112 + 
B AllZ -
C AII13 + 
D All 13 -
E All14 + 
F AI114 -
G A1115 + 
H All15 -
H A1116 + 
K A1116 -
L All17 + 
M Al 17 -
N All18 + 
P All18 -
R AI-119 + 
S A119 -
T AIIZ0 + 
U AIIZO -
V AIIZ + 
W AIIZI -
x AIlZZ + 
Y AIIZZ -
Z AIIZ3 + 
a A123 -
b AIIZ4 + 
c A1124 -
d AIlZ5 + 
e A1125 -
f A1126 + 
g AII26 -
h A127 + 
i AI127.­
i Common Shield 
k Chassis Gnd. 
1 Spare 
m Spare 
n Spare 
p Spare 
q Spare 
r Spare 
s DIU Common I 
t DIU Common Z 
IV-Z8 
C 
J17 AO'S 
Pin Function 
A AO + 
B AO -
AO1 + 
D AOI -
E AOZ + 
F A02 -
G A03 + 
H A03 -
J Common Shield 
IK Chassis Gnd. 
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J18 RI/RO 0 
Pin Function 
A ROD0 + 
B ROD0 -
c RIO + 
D RIO-
E Chassis Gnd. 
F ROC0 + 
G ROC -
H ROD0 Shield 
j RI 0 Shield 
K lROG 0 Shield 
J19 RI/RO 1 
Pin Function 
A RODI + 
B RODi -
C RII + 
D Ril-
E Chassis Gnd. 
F ROCl + 
G ROCl -
H RODI Shield 
j RII Shield 
K ROCi Shield 
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JZO RI/RO Z 
Pin Function 
A RODZ + 
B RODZ -
C RIZ + 
D RI2 -
E Chassis Gnd. 
F ROCZ + 
G ROCZ -
H RODZ Shield 
J RIZ Shield 
K IOC2 Shield 
J21 RIIRO 3 
Pin Function 
A ROM3 + 
B ROD3 -
C RI3 + 
D R13-
E Chassis Gnd. 
F ROC3 + 
G ROC3 -
H ROD3 Shield 
3 1I3 Shield 
K ROC3 Shield 
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jzz PJ/RO 4 
Pin Function 
A ROD4 + 
B ROD4 -
C R14 + 
D R4 -
E Chassis Gnd. 
F ROC4 + 
G ROC4 -
H ROD4 Shield 
J R14 Shield 
K ROC4 Shield 
J23 RI/RO 5 
Pin Function 
A ROD5 + 
B RODS -
C RI5 + 
D RI5 -
E Chassis Gnd. 
F ROC5 + 
G ROC5 -
H RODS Shield 
3 R15 Shield 
K ROC5 Shield 
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JZ4 RI/RO 6 
Pin Function 
A ROD6 + 
B ROD6 -
C R16+ 
D 1(16-
E Chassis Gnd. 
F ROC6 + 
G ROC6 -
H ROD6 Shield 
J R16 Shield 
K ROC6 Shield 
JZ5 RI/RO 7 
Pin Function 
A ROD7 + 
B ROD7 -
C R7 + 
D R7 -
E Chassis Gnd. 
F ROC7 + 
G RO07 -
H ROD7 Shield 
j R7 Shield 
1 RO07 Shield 
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C 
J36 POWER
 
Pin Function 
A +Z8 VDC 
B +28 VDC (RTN) -
Spare 
D Spare 
E Chassis Gnd. 
JZ7 SUPERVISORY BUS 
Pin Function 
Center Pin Sup BI0 + 
Isolated Ring Sup BI -
Conn. Housing Chassis Gnd. 
(Shield) 
JZ8 REPLY BUS 
Pin Function 
Center Pin Reply BI0 + 
Isolated Ring Reply BI0 -
Conn. Housing Chassis Gnd. 
(Shield) 
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4.0 DIU FUNCTIONAL DESCRIPTION 
The data flow diagram for the DIU is shown in Figure 4. 0-1. The logic 
and circuits for each of the major sections shown will be described in the 
following paragraphs. A block diagram for each printed-circuit board will 
be described as a guide to the unit schematics and drawings. 
4. 1 DIU POWER SUPPLY (3339022 and 33390Z4) 
The power supply for the DIU is shown in simplified form in Figure 4. 1-1. 
Basically the design consists of a dc-dc.converter driven from a switching 
regulator to generate the system voltages. Protection against the application 
of reverse polarity voltage is provided by the input diode. The FSWl filter 
reduces the current surges inherent in the dc-dc converter and the switching 
regulator, and suppresses noise on the input lines below interferring levels. 
Regulation of system voltages is achieved by the switching regulator. The 
regulator and the dc-dc converter are synchronized to the DIU timing to force 
the converter switching transients to occur between encode cycles of the AI 
analog-to-digital converter. The external sync detector allows an internal 
oscillator to generate power supply timing when power is first applied to 
the system. 
The +20 VDC output of the regulator is monitored for overvoltage and excess 
current conditions to protect both the DIU circuitry and the input power bus. 
A power-on-reset circuit detects low voltage conditions to generate an 
initialization pulse when power is first applied to the system and for power 
drop-out conditions. 
Secondary voltages for the DIU circuitry are obtained by full wave rectifi­
cation and filtering. Isolated output voltages are supplied for the DI, DO, 
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and AO logic. A floating supply output is provided for the Al multiplexer 
circuitryz This winding is driven by the sampled,analog input to reduce 
multiplexer settling time. 
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4.2 SUPERVISORY BUS RECEIVER (3339014) 
The DIU bus receiver accepts continuous bi-phase data from the supervisory 
bus and performs bi-phase to NRZ conversion using pulse integration techniques. 
The block diagram is shown in Figure 4. 2-1. 
The front end of the receiver consists of an isolation transformer and a 
rasied-cosine input filter. The provides 6 db attenuation at twice 
the bit rate, and is optimized for minimum intersymbol interference for 
bi-phase data. 
The filter output is supplied to a voltage comparator, which is biased at 
approximately 250 my. Voltage feedback is included to provide approximately 
5 mv. of hysteresis at the comparator reference input. The hysteresis pre­
vents oscillation at the comparator output due to slow rise times at the filter 
output. 
The comparator output is buffered for a front panel test point, and also 
supplied to two integrators, a bus-active detector, and the clock generator 
delay circuits. 
The outputs of the "One's" integrator and "Zero's" integrator supply set and 
reset signals to the NRZ latch. The Bus Active detector sets the NRZ latch 
to a "One's" condition and discharges the "Zero's" integrator when the 
Supervisory bus is inactive. 
The comparator dutput is also supplied to two 1/4 bit delay circuits to 
synchronize the clock and data outputs. The outputs of the Clock latch and 
the NRZ latch are Exclusive OR'ed to generate the Receive clock. The NRZ 
latch is buffered for a front panel test point and the Receive Data signal. 
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4.3 TIMING LOGIC 
The Timing Logic circuitry is contained on two printed circuit boards and 
provides the clock synchronization with the Supervisory Bus and the system 
timing signals for instruction execution. 
Timing I Logic (3339050) 
Clock synchronization is implemented with the phase-locked-loop shown in 
Figure 4.3- 1. The Receive clock -and the internal 2 MHz clock are supplied 
to a phase comparator. This circuit generates an error signal proportional 
to the phase difference in the two clocks. The low-pass filter controls the 
fundamental -loop characteristics such as capture range, loop bandwidth, 
capture time, and transient response. The filter output drives a voltage­
controlled oscillator to-generate the system 8 MHz clock. An eicternal capa­
citor provides a free-running frequency of approximately 8 MHz during the 
absence of data on the Supervisory bus. 
A 10-stage Johnson counter and the Bit-phase generator provide the timing 
signals for the system timing decode signals. The timing relationships are 
shown in Figure 4.3-2. Word synchronization is provided by the Blank Word 
Reset signal from the Receive Logic. 
Timing 2 Logic (3339044) 
The Timing Z Logic provides additional decoding of the Timing I Logic out­
puts and an instruction execution signal for the DIU input/output logic. The 
block diagram is shown in Figure 4.3-3. 
Two gated shift clocks are generated as shown in Figure 4. 3-4 for data 
control during read and write instructions. The enable signal for the write 
clock is used by the transmit logic to insert the parity, word sync, and bus 
prefix into the DIU reply. 
IV-38 
The OP Code Enable signal is initiated at the end of the A word for read OP 
codes, at the end of the WC word for Read DI changes and Reset OP codes to 
allow for checking WC word parity, and at the end of the first D word for write 
OP Codes to check D word parity. The Channel Address Load pulse is gen­
erated at the beginning of OPCEN to load the instruction channel address where 
applicable, and at the end of OPCEN to restore the AI scan address after AI 
type instructions. 
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4.4 RECEIVE LOGIC 
The Receive Logic is contained on four printed-circuit boards and performs 
the instruction recognition and processing logic for the DIU. Functions 
included in this logic are as follows: 
o Power-on initilization timing 
o A word, WC word recognition 
o Unit address recognition
 
" Instruction decode and storage
 
o Channel address storage 
o Word Counter 
o Bus prefix decode 
o Bus word synchronization 
Receive Logic 1 (3339042) 
The block diagram for Receive Logic 1 is shown in Figure 4.4-1. The OP 
code register clock is generated at the beginning and end of each instruction 
sequence. The timing relationships of this signal and other rec ive logic 
signals are shown in Figure 4.4-5. This drawing illustrates an instruction 
sequence for the Read DI instruction. 
A six bit storage register is provided for storage. of-the channel address bits 
from the received A word. The register clock is generated in the Timing 2 
logic. 
The word counter load and clock pulses are generated for those instructions 
which utilize the word count data to determine the number of words in the 
DIU reply. The word counter data is loaded during the x-phase of the WC-word 
parity bit. For read instructions that require reply data immediately following 
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the sync word, the word counter is decremented during the z-phase of the 
parity bit of the WC-word and all subsequent words until a word count of I 
is detected. For the Read AI instruction, a blank word is inserted in the 
reply before the first D word, and the word counter clock during the WC 
word is inhibited. The word counter is decremented for write instructions 
by gating the clock with detection of D words on the supervisory bus. For 
Read RI codes, the clock is gated with detection of D word prefixes on the 
RI line. 
Initilization of the DIU logic during power-up conditions is controlled by the 
Power On Initiate (POIN) signal. This sequence is required to be at least 
64 word times long to initialize the At delta memory. The sequence is 
started by the POR-output from the power supply and ended by decrementing 
the word counter at the system word rate until the W/8 bit changes. The 
Transmit Inhibit Z output is used to disable the DIU transmitter during the 
initialization sequence. 
The POIN signal is OR'ed with the OP code enable output from the Timing 
2 logic to form the system enable signal (OPCEN), and OR'ed with blank 
word detect and A word detect to generate the Sequence 1 Clear and Sequence 
2 clear signals. 
Receive Logic 2 (3339040) 
The block diagram for Receive Logic 2 is shown in Figure 4.4-2. Serial 
data from the DIU Bus Receiver is shifted into a 21 bit serial-to-parallel 
receive register by the system Z MHz clock. The last stage of the register 
supplies delayed serial data to the system for write instructions. Included 
on this board are a 16 bit parallel-to-serial front panel display register, 
the 16 bit word counter, and the blank word sync decoder. The sync decoder 
detects a 1 (ws bit). followed by 19 O's and another 1 (ws bit), and is used to 
maintain word synchronization with the supervisory bus. 
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The bus word logic examines the pulsed outputs from the word prefix decoder 
and sets two latches to provide levels indicating blank words and D words 
in the data received on the supervisory bus. 
Receive Logic 3 (333903Z) 
The block diagram for Receive Logic 3 is shown in Figure 4.4-3. Data from 
the RI register and the receive register are decoded to provide pulsed word 
prefix outputs. The D word RI latch is set to provide levels for enabling word 
counter clocks during Read RI instructions. 
Buffered outputs from the front panel DIU address thumbwheel are compared 
to data from the receive register to provide a pulsed address compare out­
put (ADD COMP) and a stored address compare level (SADD COMP) for the 
duration of a message. 
Outputs from the word counter are decoded to detect a word count of I to 
indicate an end-of-message condition (DEOM). The one-shot outputs a 60 
nsec. reset pulse for word synchronization. 
Receive Logic 4 (3339036) 
The block diagram for Receive Logic 4 is shown in Figure 4.4-4. Five data 
bits from the receive register are decoded to provide pulsed outputs for the 
32 possible OP codes. Fourteen of these outputs are ORed to generate an 
illegal OP code signal (IOC). The remaining 18 valid OP. code pulses are 
supplied as outputs and also stored in the OP code register. 
The message sequence logic detects the presence of an A word prefix logic 
and generates levels one word in length for A word detect and WC word detect. 
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4.5 ERROR STATUS LOGIC 
The DIU performs 8 message validity tests on each addressed message re­
ceived on the supervisory bus. Three additional validity tests are made on 
data received from a subsystem on the RI line. Detection of an error condition 
from these tests results in the DIU terminating execution of the instruction 
and inserting the Error Status word as the next word in the reply. For D 
word parity error on Write RO insturction, the DIU will complete the instruction 
and set the appropriate flag bit in the Error Status word. An additional 
register is used to save the error status conditions for each message. The 
Read Error Status instruction reply will -contain the error status wqrd from 
the previous message as data. The error status logic is contained on thr, e 
printed-circuit boards. 
Error Status 1 (3339046) 
The block diagram for the Error Status I logic is shown in Figure 4.5-1. 
The RI blank word counter is preset to a count of 6 by detection of D words 
on the RI line and during the WC word and the next following word to allow 
reception of the serial RI data. The counter is decremented by-the decoded 
RI blank word pulse during a Read RI instruction and when a count of zero 
is detected, a data level and clock pulse are sent to the Error Status Registers. 
The error detect latch supplies the instruction termination signal (ERREN) 
to the Reply Sequencers. D word parity errors during Write RO instructions 
are inhibited from setting the latch, indicatedbut are on the front panel 
display. Errors detected by the Error Status Z logic (ERR RESET 1) are 
OR'ed with the error detect logic shown to set the error latch; Errors 
detected on this board are as follows: 
o Word count word errors 
o Greater than 5 blank words on RI line 
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o No response on RI line 
Control signals for the Error Status Registers are as follows: 
o Error status register load (ESLD) 
o Saved error status register load (SES LD) 
o Error status holding register clear (ESH CLR) 
o Buffer read clocks for the error status registers (ESCD & ESDCP) 
The ES WD display register supplies serial error status data to the front 
panel display logic. 
Error Status 2 (3339038) 
The block diagram for Error Status 2 logic is shown in Figure 4. 5-2. The 
error detect logic supplies data levels and clock pulses to the Error Status 
Registers for the following error conditions: 
o Word sync error 
o A word parity 
o Illegal op code 
o WC word parity 
o WC word sequence error 
o D word parity 
o RI error status parity 
With the exception of the D word parity errors, the detected error signals 
are OR'ed with the two RI error conditions detected in the Error Status 1 
logic to form the error reset 1 signal (ER RESET 1) 
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Supervisory bus parity errors are detected by resetting a flip-flop during
 
the y-phase of each parity bit, and counting l's in the following word. The
 
RI error status word is tested for three one's in the WS, Cl, and CZ bits,
 
and parity is computed for information bits BO through B4. 
Blank words on the supervisory bus are counted by presetting a counter to a 
value of 6 during the WC word and bus D words. The counter is decremented 
by the decoded blank word'prefix until a count of zero is reached. The 
counter clock is inhibited for read instruction by resetting a latch with the 
01 WC word prefix. 
The DIU/DIU transfer flag is set by clocking the decoded OP code through a 
Z stage shift register by the addressed A word pulse. The first state inhibits 
the DIU reply for the next addressed message. The outputs of both register 
stages are OR'ed to form the DIU/DIU flag bit (DIUT FLAG). The register 
is reset to the normal condition by an A WD parity error in the DIU/DIU 
instruction, the RESET instruction, or the end-of-message pulse (DEOM) 
from the data transfer instruction. 
Error Status Registers (3339048) 
The block diagram for the Error Status Registers is shown in Figure 4. 5-3. 
The holding register for 10 bits of the error status word is located on-this board. 
The DIU/DIU transfer flag and the RI error status parity error bit are 
implemented on the error status logic board. Subsystem error status bits 
are received from the RI/RO logic. Two 16-bit parallel-to-serial registers 
supply the error status word and stored error status word to the transmit 
logic. The error status data is buffered by two flip-flops to synchronize the 
data with the DIU transmitter timing. 
IV-45
 
CoaNTER 75ESisTER-ZE 
READOSflA7 
D-WLo$1C7 
;shht ERROR I 
FaS4­
bcrCPOr 
8115asLOGICW3D 
LE STATh-5SA 
ERRog -rTuS .
 
ORIGINAhJ PAGV 13

OF P0OOR LT3ALUn
 
RGe IsrhR 
.Ejkor 7fl7u& tcSS7&pSZ
 
A'6a4RE 4.49- 3
 
4.6 REPLY SEQUENCERS (3339028 & 3339034) 
The reply sequence logic is contained on two printed-circuit boards and 
supplies timing signals to the DIU transmitter and the receive logic for 
the OP code register clock and terminating the OP code enable and stored 
address compare signals. Seven types of reply sequences are generated as 
shown in Figure 4. 6-1. The instructions for each type of sequence are as 
follows: 
Type 1: DIU to DIU Transfer 
Read DI Changes (No Changes) 
Read AI's Exceeding Deltas (None Exceeded) 
Type 2: Reset 
Type 3: Read Error Status 
Read DI Monitor Control 
Type 4: Write DI Monitor Control 
Type 5: Read AI Deltas 
Read DI's 
Read DO Status 
Type 6: Read DI Changes (With Changes) 
Read AI Exceeding Deltas (When Exceeded) 
Read Al's 
Read RI 
Type 7: Write DO's 
Write AO's 
Write AI Deltas 
Write RO 
The error enable signal (ERREN) from the error status logic forces the 
reply sequencers to terminate the current operation and insert the error 
status word into the DIU reply. 
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4.7 TRANSMIT LOGIC 
The DIU transmit logic is contained on two printed circuit boards. Included 
in this section are the sync word generator, reply data multiplexer, and the 
reply transmitter interface. 
Transmit Logic (3339030) 
The block diagram for the Transmit Logic is shown in Figure 4.7-1. The 
sync word register receives buffered data from the front panel address 
thumbwheel and the hardwired sync code (111101). The parity outputs of 
the two address thumbwheels are combined to form the parity bit for the 
unit address. The sync word register is held in the load condition until the 
Sync Word Enable (SWEN) signal is received from the Reply Sequencers. 
The Read Data Select gates are used to multiplex reply data from the DI, 
AI, DO, RI, and Error Status logic. Multiplexing of the various types of 
reply data from each section is implemented in the logic for that section. 
Word prefixes and parity bits are inserted in the reply by the prefix/parity 
select gates. RI data and reply blank words inhibit the prefix/parity function. 
Parity for other data is generated by resetting a flip-flop during the WS bit 
and counting the number of zeroes in the reply data with the 16 bit write clock. 
Word prefixes are generated by a four-line to two-line encoder with enable 
signals from the reply sequencers. 
DIU Transmitter (3339026) 
The block diagram for the DIU Transmitter is shown in Figure 4.7-2. Reply 
NRZ data from the transmit logic is converted to Bi-phase data by combining 
the NRZ data with the Z MIHz system clock in an Exclusive -OR gate. En­
coding glitches are removed by clocking the Bi-phase data through a flip-flop 
with the 4 MHz system clock. 
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The transmit enable sequencer generates an enable signal to the transmitter 
that is synchronous with the delayed Bi-phase data. The Transmit Inhibit 
1 signal inhibits DIU replies during the power-on initialization sequence. 
The Transmit Inhibit 2 signal inhibits the next reply after the DIU receives 
a valid DIU-to-DIU transfer instruction. 
Front-panel test points are provided for the reply NRZ and Bi-phase data. 
The NRZ data is delayed through a flip-flop to synchronize the data with the 
reply Bi-phase. 
The reply transmitter is implemented with a push-pull pair of transistors 
with Baker clamp diodes to prevent saturation, and a center-tapped output 
transformer. At the end of each reply, both transmitter transistors are 
turned on for a period of 1/2 bit to reduce ringing on the reply bus. 
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4.8 DISCRETE INPUTS 
The DIU circuitry for interfacing the Discrete Inputs consists of two c6ntrol 
boards, DI Mux Control #1 and #2, and up to 8 Dl multiplexer boards. The 
miltiplexer boards are classified as DI #1 and #2 modules. The #1 module 
interfaces high-level and low-level inputs, with a jumper wire provided for 
selecting the corresponding input threshold. , The #2 modules interface with 
the DI Sink inputs. 
DI MuxGontrol #1 (3339064) 
The block diagram for the DI Mux Control #1 is shown in Figure 4.8-1. DI 
group addresses for Read DI instructions and the DI scan operation are 
controlled by the DI address counter. The innx group encoder receives inputs 
from a grounded pin on each multiplexer module and outputs a binary number 
equivalent to the highest-order group implemented. When a compare is 
detected, the address counter is reset to group 0. 
The three MSB's of the address counter are decoded by the group select 
mux to provide enable signals to the tri-state output gates on the selected 
DI multiplexer, The 16-bit DI outputs are buffered by Schmittbtrigger gates 
and loaded into a 16-bit register. For the Read DI instruction, the data is 
then shifted serially to the data multiplexer on the DI Mux Control #2 board. 
For the scan operation, the register is operated in the parallel mode and 
loaded at a rate of one group per microsecond. For the Read DI changes 
instruction, the address select multiplexer selects the address counter for 
the change status scan, and then is switched to the DI change addresses 
generated on the DI Mux Control #2 board. 
The memory address register provides a delayed address for the DI scan 
function. The LSB of the address is used as a byte select bit for the 16-bit 
DI data. The selected byte is compared to the data outputs from the DI 
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Status Table memory and a compare signal (DICOM) is output to the DI 
Mux Control #2 board. The Status Table memory is set to all O's during 
the power-on initiate sequence, and then is updated only during the Read 
DI changes instruction. Reply DI data for this instruction is loaded into 
the DI Change Data register for transmission. 
DI Mux Control #Z (3339074) 
The block diagram for DI Mux Control #2 is shown in Figure 4.8-2. Stored 
OP codes from the Receive Logic are encoded into a 3-bit binary code by the 
DI OP Code encoder. The Read DI Changes sequencer utilizes three inputs 
of the encoder to provide the reply sequence of Change Histroy and Change 
Status for the DI Pointer Word, followed by the DI Change data. 
The encoder outputs are routed to the DI timing mux to provide register 
and counter clocks for the DI OP codes and the DI scan operation, and to 
the DI data multiplexer for read and write instructions. The data multi­
plexer receives inputs from the Change History register, Change Status 
Mux, and the DI Change Data register (DICD) for the Read DI Changes 
instruction. The output of the DI monitor control register and the delayed 
supervisory Bus data (NRZ data) are selected for the Read and Write DI 
Monitor Control instructions. Serial data from the DI register (DIRD) is 
selected for the Read Dl's instruction. Output data for read instructions 
is buffered by a flip-flop for synchronization with the reply data, and output 
to the Transmit logic. 
The memory address bits from the DI Mux Control #1 board are used to select 
masking bits from the DI Monitor Control register. The selected masking 
bit is gated with the DI compare signal (DICOM) and is routed to the DI change 
decoder. The decoder receives the 3 MSB's of the memory address and 
provides clock signals to the DI Pointer Word register. The outputs of this 
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register are encoded into a DI change address and routed t6 the Change 
History register and the Change Status Mux. When a valid Read DI Changes 
instruction is received, the Pointer Word register is loaded into the Change 
History register for transmission, the Pointer Word register is cleared by 
the PWCLR signal, and then updated by the Change Status scan. The Change 
Status bits are multiplexed by a three-bit counter and an eight-to-one line 
multiplexer for transmission. 
Discrete Input Modules (3339006 & 3339018) 
Discrete Inputs are interfaced by a two millisecond filter for rejection of 
contact bounce, a level comparator, and photo-isolator circuit. The input 
diode and a zener diode at the comparator input provide protection against 
overvoltage fault conditions. The level comparators utilize hysteresis to 
and drive
'prevent oscillations due to the slow rise-time of the filter output, 
the LED input of the photo-isolator. The isolator outputs are routed to 
the tr-state bus gates coitrolled by the DI address counter, and a 16-bit 
parallel-to-serial register for the front panel display. 
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4.9 DISCRETE OUTPUTS 
The Discrete Output circuitry is contained on the DO Mux Control board, 
and up to 8 Discrete Output modules. The DO Mux Control logic provides 
the interface for the Write DO and Read DO status instructions. Registers 
for the front panel DO display are implemented on the DO modules. 
Discrete Output Mux Control (3339066) 
The block diagram for the Discrete Output Mux Control logic is shown in 
Figure 4.9-1. Delayed serial data from the Receive Logic (NRZ Data) is 
shifted into the DO Serial/Parallel register by the gated write clock. Channel 
addresses are loaded into the DO address counter by the channel address 
load signal (CALD) at the beginning of the instruction execution sequence, 
and the counter is then incremented at the DIU word rate.. 
The Mux Group Encoder receives inputs from a ground pin on each DO 
module, and outputs a binary number equal to the highest-order group 
implemented to the address comparator. When an address compare is 
detected, the address counter is reset to group 0. The address counter out­
puts are decoded to provide clock signals for the DO data holding registers 
on the DO module boards. The Write Enable (WREN) input inhibits the 
clock signals and the address counter clock when blank words are present 
on the Supervisory bus. 
The Read DO Status decoder provides enable signals to the tri-state DO 
status gates on the DO modules. The 16-bit output from the enabled module 
is loaded into the Read DO Status register, and shifted through a buffer 
flip-flop by the gated Read Clock signal to the Transmit logic. 
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Discrete Output Module (3339004) 
The Discrete Output module contain a holding register for maintaining the 
DO data between instructions, tri-state buffer gates for the Read DO status 
instruction, a front panel display register, and photo-isolator circuits to 
drive the DO interface circuits. The holding register is cleared by the 
Power-On Reset signal (POR) to turn off the Discrete Outputs when power 
is applied to the DIU. 
The photo-isolator outputs are applied to voltage comparators with a 1. 22 
volt reference input. A diode from the photo-isolator output to the Discrete 
output clamps the comparator in the off state for short-circuit fault condition. 
The supply voltage for the comparators is gated by a threshold detect filter 
circuit connected to the external supply voltage from the subsystem to inhibit 
the Discrete Outputs when external power is first applied from the subsystem. 
The comparator output drives a PNP Darlington transistor switch to supply 
the Discrete Output levels. A clamp diode to the DO return line provides 
protection against unsuppressed inductive loads. 
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4. 10 ANALOG OUTPUTS 
The Analog output circuitry is contained on the AO control board and t5ro AO 
Module boards. The AO Control board provides the interface for the write 
AO instruction and the initialization function for setting the AO's to zero 
volts when power is applied to the DIU. Each AO module board contains 
the circuitry for two Analog outputs, with jumpers for the address wrap-around 
function and the monitor output to the Analog Input multiplexers. 
AO Control Logic (3339072) 
The block diagram for the AO Control logic is shown in Figure 4. 10-1. 
Isolation between the DIU ground and the common AO return is provided by 
transformer coupling to the AO Data Register and the holding registers on 
the AO modules. 
Serial NRZ data from the Receive Logic is converted to Bi-phase data to 
prevent transformer saturation and shifted into the AO Data register. The 
channel address for the Write AO instruction is loaded into the address 
counter and incremented at the DIU word rate. The address wrap-around 
function is implemented in the same manner as discussed for the DI's and 
DO's. The channel address bits are decoded to provide load clocks for the 
AO Module holding register. The power-on initialization function is imple­
mented by operating the AO Data register in the parallel mode, and loading 
a hard-wired code for zero volts output during the initialization sequence. 
The address counter is incremented during this time to provide clocks for 
all AO modules. 
Analog Output Module (3339020) 
The circuitry for each Analog Output consists of a holding register for 
Write AO data, a digital-to-analog converter (DACX and and output amplifier. 
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Complemented data from the AO Data register is supplied to the holding 
register to meet the interface requirements for the DAC. The offset input 
of the DAC is biased with a 1. ZZ volt reference zener and a selected input 
resister to provide 0 volts output for an input code of 00000011. The DAC 
gain is adjusted by select resistors to provide an output of 5. 000 volts for 
an input code of 11111100.
 
The current output of the DAC is converted to a voltage output by the output 
amplifier. Clamp diodes at the DAG output provide protection for the DAC 
internal circuitry during power transients. The output amplifier is internally 
protected against short-circuit fault conditions. A series output resistor 
and feedback capacitor provide amplifier stability for capacitive loads. The 
monitor output to the Analog Input multiplexer is protected against over­
voltage conditions on the Al's by a series resistor and clamp diodes to the 
supply voltage lines for the output amplifier. 
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4.11 RECORD IN/RECORD OUT 
The Record In/Record Out circuitry provides the interface for read and 
write messages with up to eight external subsystems. The interface logic 
and RO transmitters are contained on two printed-circuit boards. The RI 
receiver is located on the same board as the Supervisory Bus receiver. The 
receivers are identical with the addition of 8 input transformers and an input 
multiplexer on the RI receiver. 
RI/1O Interface Logic (3339070) 
The block diagrams for the RI/HO Interface logic is shown in Figure 4. 11-1. 
Supervisory Bus NRZ data from the Receive Logic is converted to Bi-phase 
data for transmission on the HO data outputs. The WC word prefix bits are 
modified for Read RI and Write H6 instructions by the WC Word prefix logic. 
Since this function modifies the parity bit for the WC Word, the parity bit is 
complemented during the WC word. 
The NRZ data from the RI receiver is synchronized with the DIU timing by 
alternately shifting the data into two 20-bit serial-to-parallel registers. 
Register selection is controlled by alternating the RI clock from the receiver 
between the two registers. The select logic is initiated by the bus active 
signal from the RI receiver and an RI/HO OP code signal (ROPC) from the HO 
Transmitter board. The output of a 20-bit ring counter is used to toggle a 
flip-flop for clock and data selection. 
The selected data is loaded into the RI Data register for shifting to the 
Transmit logic. Eight parallel outputs from the register are loaded into 
a holding register for word prefix identification and Error Status word parity 
tests. 
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RI/HO Transmitter (3339016) 
The R/HO Transmitter board provides the channel address and OP code 
'storage functions and the clock and data transmitter circuits. A four-bit 
register is utilized to store the 3-bit channel address and an enable signal 
(ROPC) resulting from Oing the Read RI and Write HO OP codes. The 
register is loaded by the Channel Address load pulse (CALD) and cleared 
by the Power-on-reset (POR) signal and the Reset instruction. 
The stored channel address bits are output to the PS receiver multiplexer 
for channel selection, and supplied to two data decoders to select the 
corresponding RO clock line for activation. The data inputs are driven by 
buffered 4 MHz clocks from the RI/HO Interface logic. 
The RO transmitters are discrete-component designs utilizing a push-pull 
pair of NPN transistors to drive a center-tapped output transformer. Diode 
Baker clamps are used on each transistor to prevent saturation. A current­
limiting resistor in series with the supply lead to the center-top of each 
transformer provides short-circuit protection for the HO outputs. 
IV-57
 
PAPo I"rT SaIAL/PARALLeL­SeITSeRaL/PAkALLEL 
oc.iOwIg
.... ~~~~~~ ----
J[ 
p
/C r IICPIo 
RIZ/Rl o rTggFAC&- LoG/ cP/uGaE 4./-mI 
4. 1Z ANALOG INPUTS 
The Analog Input circuitry provides the interface for up to 128 Al channels, 
analog-to-digital conversion, and delta checking for all channels. Associated 
with the delta checking function is a 400 word by 8 bit memory for storing 
programmable delta values, a reference AI value, and an exceeding delta 
flag for each channel. During the power-on initialization sequence, the 
delta values are loaded with maximum values (all Ones), the reference value 
are loaded with all zeros, and the exceeding delta flags are set to the none 
exceeded condition. 
AI Mux Address Control (3339054) 
The block diagram for the AI Mux Address Control logic is shown in Figure 
4.12-1. Channel addresses from the Receive logic are utilized for the Read 
AI and Read and Write Al Delta instructions. Since the Read Al instruction 
is referenced to two channels, and the Delta instructions are referenced to 
a single channel, the clock/address select multiplexer performs an address 
shifting function for the channel address bits. The address MSB for the 
Delta instructions (RWAO) is derived from stored OP codes on the AI Memory 
Function Select board. 
When the DIU is not being addressed for an AI instruction, the AI address 
counter scans through all the Al channels implemented to test for exceeding 
delta conditions. To allow for multiplexer settling time, the AI channels 
are each addressed for one word time by supplying odd and even numbered 
channel addresses (A Mux and B Mux addresses). When the scan operation 
is interrupted for an Al instruction, the scan address is stored in a register 
to allow resuming the scan at the same address when the instruction sequence 
is completed. The address wrap-around function for AI addresses is 
implemented in the same manner as discussed for the DI's (Section 4. 8). The 
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memory address select multiplexer performs the same address shifting 
function as the channel address select multiplexer. 
Al Memory Address Control (3339056) 
The block diagram for the AI Memory Address Control logic is shown in 
Figure 4. lZ-Z. The logic in this section performs the address select functic 
for the Read Al's Exceeding Delta instruction, and for reading and writing 
in the exceeding delta flag portion of memory. 
An eight bit register is used to store an exceeding delta flag for each of the 
Al groups implemented. The three MSB's'of the memory address are decode 
to supply clocks to the register during the scan operation, and during Read 
AI Exceeding Deltas and Write AI Deltas instructions when the exceeding 
delta flags from memory indicate that all channels in a group have been rese 
The outputs from the Group Delta Flag register are encoded into a three-bit 
binary code to form the three MSBIs of the channel address for the Read 
AI Exceeding Delta instruction. A similar encoder on the AI Memory board 
generates the remaining address bits. 
AI Memory Function Select (3339060) 
The block diagram for the Al Memory Function Select logic is shown in 
Figure 4. 12-3. Stored OP codes from the Receive Logic are encoded into 
a three-bit binary number to access instruction sequences in the AI memory 
control PROM, and for reply data and instruction timing for AI scan and 
instruction sequences. 
The three MSB's of the PROM address (PRA3-PRA5) and the PROM enable 
signal (PREZ) are stored in a register. The PROM enable signal is shifted 
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through an additional input to the register to disable the AI memory for one 
word time following AI instruction while the Al channels for the scan operation 
are being encoded. The write enable signal (WREN) inhibits the Al memory 
for blank words on the Supervisory bus during the Write AI Deltas instruction. 
Reply data for AI instructions is selected from the analog-to-digital converter 
output (ADCD) for Read Al's, the At memory output data register (MOD) for 
Read At Deltas, and the exceeding delta address register for the Read AI 
Exceeding Deltas instruction. 
AI Memory Sequence Control (3339062) 
The block diagram for the Al Memory Sequence Control logic is shown in 
Figure 4. 12-4. This board contains the control PROMs for generating 
Al memory sequences and Al logic signals for the AI scan operation and 
Al instructions. The PROM output signals and timing for the AI logic are 
shown in Figure 4. 12-5. 
Three address bits from the Al Memory Function Select board select the 
control PROM sequence. The sequence counter steps the PROM address 
LSB's through the eight steps of each sequence. The AI Memory Sequence 
Initiate pulse (AMSIN) starts the PROM sequence at the bit time required 
for each instruction and the Al scan operation. 
The PROM outputs are gated with timing and control signals to supply Al 
memory and logic timing. The sign bit from the subtractor (SUBC4) on the 
AI Memory Data Interface board is stored in a flip-flop to control the access 
of plus or minus deltas during Al scans. 
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Al Memory Data Interface (3339058) 
The block diagram for the Al Memory Data Interface logic is shown in 
Figure 4. 1Z-6. Parallel data from the ADC is stored in a holding register 
for delta checking during Al scans. The reset input to the register and the 
data complement gates are used for writing l's and O's into the AI memory. 
During Al scans, the reference Al value from memory is stored in the 
memory output data register. The current Al value from the ADC is com­
plemented, and the two values are input to an eight-bit to subtract the data 
values. Exclusive -OR gates at the adder output are controlled by the adder 
sign bit output to generate an absolute-value result from the subtraction. The 
plus or minus delta value is read from memory and compared to the sub­
tractor output to test for exceeding delta conditions. The memory output data 
register is used as a parallel-to serial register for the Read Al Deltas and 
Read Al Exceeding Deltas instructions. 
Eight chip-enable signals for the Al memory are generated by decoding three 
address bits from the AI Memory Address control logic. The memory timing 
requires stable address and data inputs before the chip-enable inputs are 
activated. The AI Memory Enable timing pulse (AMEN) supplies these timing 
requirements. The eight chip-enable outputs are activated simultaneously 
for reading and writing in the AI delta and Al reference portions of memory. 
When the exceeding delta flags are accessed, the decoder activates only one 
of the *chip- enable- outputs. 
AI Memory (333905Z) 
The AI rmemory is implemented with CMOS 512 bit devices powered by a +10 
volt supply voltage. Open-collector interface gates for all input signals perform 
the voltage translation from the 5 volt TTL AI logic levels. Memory data 
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outputs are interfaced with CMOS-to-TTL buffer gates. The data outputs 
are encoded into a three-bit binary value to generate address bits for the 
Read AI Exceeding Deltas instruction. The EDFGS output from the decoder 
provides a signals to indicate the presence of an exceeding delta flag in the 
eight channels accessed. The AI memory organization is shown in Figure 
4.12-7. 
Al Multiplexer (3339002) 
The AI multiplexer modules are implemented with two integrated-circuit 
8-channel differential multiplexer devices. Overvoltage protection for + 32 
volt input fault conditions is provided by the devices. Channel interaction 
due to an overvoltage on one input is eliminated by diode-clamping the 
multiplexer outputs to a voltage that is 1. 2 volts less than the supply voltage. 
To improve multiplexex settling time, the supply voltages are derived from 
a floating output from the DIU power supply. The returns for these outputs 
are driven by the common-mode output from the AI differential amplifiers. 
Guard Amplifier & Group Select (3339068) 
The circuitry on this board provides the two Al reference voltages, the 
amplifiers for driving the floating AI supply voltages, and the Al multiplexer 
select decoders. 
The reference voltages are generated by a temperature-compensated zener 
diode biased by an operational amplifier operated in non-inverting mode. 
The circuit gain is controlled by select resistors to provide a +10 volt out­
put. Two resistive dividers are used to generate the High Cal output of 3. 340 
volts and the Low Cal output of 1. 640 volts. The reference voltages are wired 
to AI channels 0 and 1. Jumpers are provided on the board to allow the 
option of using these inputs for external channels. 
iv-62 
Group Select Mux & Sample/Hold Amplifiers (3339011) 
The circuitry on this board provides the Al group multiplexers, input buffer 
and differential amplifiers, and the sample-and-hold amplifiers for the A 
Mux and B Mux analog inputs. 
The differential outputs bf the Al multiplexers are selected by the group 
address bits from the AI mux control logic to supply inputs to the buffer 
amplifiers. The buffer amplifiers are implemented with FET-input operational 
amplifiers to minimize loading on the input signals. A resistive divider 
between the buffer amplifier outputs provides the common mode output 
voltage for driving the At guard voltage amplifiers. Since this type of ampli­
fier has inherently high offset voltage and offset drift, a calibration loop is 
used to minimize these errors. A multiplexer at the buffer amplifier inputs 
is alternately switched between the input signal and ground. A comparator 
at the differential amplifier output provides an error signal to a flip-flop 
which is clocked at the end of the ground-sample period. The flip-flop output 
charges a capacitor at the input of a two-transistor differential amplifier. 
The amplifier outputs are connected to the bias control inputs of the buffer 
amplifiers to supply the offset correction voltage. 
The sample-and-hold amplifier charges a holding capacitor during the sample 
period, and supplies a stable output voltage to the ADC during the hold period. 
An additional capacitor in the amplifier feedback loop minimizes the effects 
of charge transfer during switching transients. 
DIU ADC (3339009) 
The DIU ADO is implemented with a successive-approximation analog-to-digital 
converter which provides two encode cycles during each 10 microsecond 
word time. Timing for the converter is provided by a divide-by-t n counter 
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which is clocked by the 2 MHz system clock. Word synchronization is pro­
vided by resetting the counter during the WS bit of each word. 
The counter outputs are decoded and supplied as clock signals to eight-bit 
successive approximation register (SAl). The SAlt outputs drive an 
eight-bit digital-to-analog converter to supply a precision reference voltage 
for comparison with the Al signal, and are routed to the ADC output register 
for loading at the end of the encode cycle. 
At the beginning of each encode cycle, the SAR is set to the half-scale value 
(10000090) to provide the initial reference voltage from the DAG. The voltage 
comparisons are made by driving the DAG feedback resistor with the Al 
voltage and comparing the DAC output with a fixed reference value. This 
value is adjusted by select resistors to provide the 60 my. offset necessary 
to encode zero volts with a data value of 00000011. The DAC output and fixed 
offset voltage are buffered by a high-impedance differential amplifier to 
minimize loading. The amplifier outputs are supplied to a voltage comparator 
to generate data inputs to the SAIt. 
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4. 13 FRONT PANEL DISPLAY (3339076)
 
The block diagram for the Front Panel Display logic is shown in Figure
 
4. 13-1. The circuitry in this section provides the data selection, clock
 
generation, and display interfaces for the front panel word, error, and RI/RO
 
clock displays.
 
The DIU data registers for A word, ES word, DI, and DO displays are 
implemented with CMOS logic to minimize power consumption. A 500 KHz 
gated display clock is supplied to all display registers, with register selection 
controlled by clock enable signals (A WD CE, etc. ). The display clock 
counter generates a gated 16 bit clock signal when timing pulses from the 
DIU logic indicate the'selected display register has-been updated. For the 
DI and DO registers, a load pulse is output to read the selected data. 
The serial display data is selected by levels from the front panel controls 
and shifted into a 16-bit serial-to-parallel register. At the end of the gated 
display shift clock, the data is loaded into a holding register to update the 
front panel word display. 
Four signals are received from the Receive logic and Error Status logic to 
drive the Address Detect, Error Detect, Word Sync Error, and Word Sync 
Detect displays. These signals are interfaced through one-shots to provide 
a visible display for transient conditions. 
The RI/RO clock display is interfaced by storing and decoding the channel 
address bits for RI/ItO OP codes, and pulsing the decoder with a one-shot 
for visibility. The modularity display receives the "group implemented" 
ground lines from the DIU modules through an eight-pole rotary switch to 
indicate the DIU configuration for Al, RI/RO, DI and DO modules. 
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